Intel BX80569Q9550 - Core 2 Quad 2.83 GHz Processor, Техническое описание

Страница: 38 / 172

Electrical Specifications
38 Intel
®
Itanium
®
Processor 9300 Series and 9500 Series Datasheet
Notes:
1. This is the swing specification for the forwarded CLK output. Note that this specification will also have to be suitably de-
embedded for package/PCB loss to translate the value to the pad, since there is a significant variation between traces in a
setup.
2. While the X-talk is off, on-die noise similar to that occurring with all the transmitter and receiver lanes toggling will still need
to be present. When a socket is not present in the transmitter measurement setup, in many cases the contribution of the
cross-talk is not significant or can be estimated within tolerable error even with all the transmitter lanes sending patterns.
Therefore for all Tx measurements, use of a socket should be avoided. The contribution of cross-talk may be significant and
should be done using the same setup at Tx and compared against the expectations of full link signaling. Note that there may
be cases when one of Dj and Rj specs is met and another violated in which case the signaling analysis should be ran to
determine link feasibility.
3. DC CM can be relaxed to 0.20 and 0.30 Vdiffp-p swing if RX has wide DC common mode range.
2.5 Processor Absolute Maximum Ratings
Table 2-13 specifies absolute maximum and minimum ratings for the Intel
®
Itanium
®
Processor 9300 Series. Within operational maximum and minimum limits, the
processor functionality and long-term reliability can be expected. The processor
maximum ratings listed in
Table 2-13 are applicable for the 130 W, 155 W, and 185 W
parts.
Table 2-14 specifies absolute maximum and minimum ratings for the Intel
®
Itanium
®
Processor 9500 Series. Within operational maximum and minimum limits, the
processor functionality and long-term reliability can be expected. The processor
maximum ratings listed in
Table 2-14 are applicable for the 130 W and 170 W parts.
At conditions outside operational maximum ratings, but within absolute maximum and
minimum ratings, neither functionality nor long-term reliability can be expected. If a
device is returned to conditions within operational maximum and minimum ratings
after having been subjected to conditions outside these limits, but within the absolute
maximum and minimum ratings, the device may be functional, but with its lifetime
degraded depending on exposure to conditions exceeding the functional operation
condition limits.
VRx-Vmargin
Any data lane Rx input voltage
(differential pp) measured at BER=1E-9
100 mV
TRx-Tmargin
Timing width for any data lane using
repetitive patterns and clean forwarded
CLK, measured at BER=1E-9
0.8 UI
V
Rx-cm-dc-pin
DC common mode ranges at the Rx input
for any data or clock channel, defined as
average of VD+ and VD-.
125 350 mV
V
Rx-cm-ac-pin
AC common mode ranges at the Rx input
for any data or clock channel, defined as:
((V
D+
+ V
D-
/2 - V
RX-cm-dc-pin
)
-50 50 mV
Table 2-12. PLL Specification for TX and RX
Symbol Parameter Min Max Units Notes
F
PLL-BW_TX-RX
-3dB bandwidth 4 16 MHz
JitPk
TX-RX
Jitter Peaking 3 dB
Table 2-11. Intel ® Itanium ® Processor 9500 Series Transmitter and Receiver Parameter
Values for Intel ® SMI at 6.4 GT/s and lower (Sheet 2 of 2)
Symbol Parameter Min Nom Max Unit Notes