
DTR-5.9
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-39
Q8501
: SiI9135ACTU (
HDMI Receiver)-1/5
BLOCK DIAGRAM
MCLK
Gen
I C
Slave
2
Registers
Configuration
Logic Block
I C
Slave
2
XOR
Mask
DSDA0
Aux
Data
HDMI
Mode
Control
Auto A/V
Exception
Handling
Port
Detect
HDCP
Embedded
Keys
HDCP &
Repeater
Decryption
Engine
Port
MUX
TMDS
Digital
Core
TMDS
Digital
Core
Port
MUX
Audio
Data
Decode
Video
Deep Color
Space
Converter
Up/Down
Sampling
36
24-Bit
Data
HS, VS,
DE
HS, VS,
DE
36-Bit
Data
24/30/36-Bit
Encrypted Pixel
Data
24/30/36-Bit
Decrypted Pixel
Data
Control Signals
INT
CSDA
CSCL
RESET#
DE
SPDIF
MCLKOUT
SCK
WS
DCLK
XTALIN
XTALOUT
HSYNC
VSYNC
ODCK
Q[35:0]
SD[3:0]
DL[3:0]
DR[3:0]
EVNODD
MUTEOUT
SCDT
DSCL0
DSDA1
DSCL1
R0XC
R0X0
R0X1
R0X2
R0PWR5V
R1PWR5V
R1XC
R1X0
R1X1
R1X2