INSIGHT P4-ITX, Руководство пользователя

Страница: 62 / 81

BIOS Setup
3-27
Frequency Control
DRAM Clock
The chipset supports synchronous and asynchronous mode between host
clock and DRAM clock frequency. Settings:
By SPD
,
100MHz
and
133MHz
.
DRAM Timing
This setting determines whether DRAM timing is configured by reading the
contents of the SPD (Serial Presence Detect) EPROM on the DRAM
module. Selecting
By SPD
makes SDRAM CAS Latency and Bank Interleave
automatically determined by BIOS according to the configurations on the
SPD. Settings:
Manual
and
By SPD
.
SDRAM CAS Latency
Set the time between SDRAM read command and when the data actually
becomes available. Settings:
2
and
2.5
.
Bank Interleave
Set the interleave mode of the SDRAM interface. Interleaving allows banks
of SDRAM to alternate their refresh and access cycles. One bank will
undergo its refresh cycle while another is being accessed. This improves per-
formance of the SDRAM by masking the refresh time of each bank. Settings:
Disabled
,
2 Bank
and
4 Bank
.