![Infineon Technologies TC1784 Скачать руководство пользователя страница 1127](http://html.mh-extra.com/html/infineon-technologies/tc1784/tc1784_user-manual_20554461127.webp)
TC1784
Synchronous Serial Interface (SSC)
User´s Manual
17-6
V1.1, 2011-05
SSC, V1.5
Regardless of the selected data width and whether the MSB or the LSB is transmitted
first, the transfer data is always right-aligned in registers TB and RB, with the LSB of the
transfer data in bit 0 of these registers. The data bits are rearranged for transfer by the
internal shift register logic. The unselected bits of TB are ignored, and the unselected bits
of RB will not be valid and should be ignored by the receiver service routine.
The Clock Control
allows the adaptation of transmit and receive behavior of the SSC to
a variety of serial interfaces. A specific clock edge (rising or falling) is used to shift out
transmit data, while the other clock edge is used to latch in receive data. Bit CON.PH
selects the leading edge or the trailing edge for each function. Bit CON.PO selects the
level of the clock line in the idle state. For an idle-high clock, the leading edge is a falling
one, a 1-to-0 transition (see
Figure 17-3 Serial Clock SCLK Phase and Polarity Options
17.1.2.2 Full-Duplex Operation
The description in this section assumes that the SSC is used with software controlled bi-
directional GPIO port lines that have open-drain capability (see also
The various devices are connected through three lines. The definition of these lines is
always determined by the master. The line connected to the master’s data output pin
MTSR is the transmit line, the receive line is connected to its data input line MRST, and
the clock line is connected to pin SCLK. Only the device selected for master operation
generates and outputs the serial clock on pin SCLK. All slaves receive this clock, so their
MCT06215_mod
Shift Clock SCLK if:
Transmit Data
First
Bit
1)
Shift Data
Latch Data
Last
Bit
SSC Pins
MTSR / MRST
CON.PO = 0
CON.PH = 0
CON.PO = 0
CON.PH = 1
1)
CON.PO = 1
CON.PH = 0
CON.PO = 1
CON.PH = 1
1)
1.)
First Bit on MRST is replaced by PISEL.STIP in Slave Mode if CON.PH=1
Содержание TC1784
Страница 1: ...User s Manual V1 1 2011 05 Microcontrollers TC1784 32 Bit Single Chip Microcontroller ...
Страница 3: ...User s Manual V1 1 2011 05 Microcontrollers TC1784 32 Bit Single Chip Microcontroller ...
Страница 950: ...TC1784 Direct Memory Access Controller DMA User s Manual 11 132 V1 1 2011 05 DMA V3 03 ...
Страница 1949: ...TC1784 General Purpose Timer Array GPTA v5 User s Manual 21 297 V1 1 2011 05 GPTA v5 V1 14 ...
Страница 2350: ...w w w i n f i n e o n c o m Published by Infineon Technologies AG Doc_Number ...