IFC IFC-400 Series, Руководство пользователя

Страница: 82 / 85

Append i x - WOT & GPIO
WDT Sample Code
// 10 Address 0xA16 is time value
// 10 Address 0xA15 is WDT enable and configuration
Example, Set 0xA16=-0x03, 0xA15=0x31, it will reset after 3 seconds
#define TimePort 0xA16
#define TimeEnablePort 0xA15
WriteByte (TimePort,0x03}
WriteByte (TimeEnablePort,0x31J
Watchdog Timer Configuration Register 1 - base a OSh
Bit Name R/W Reset
Default
Description
7
Reserved R
-
0 Reserved
If watchdog t i meout event occurred, this
6 WDTMOUT _STS
R/W
5VSB 0 bit will be set to 1. Write a 1 to this bit will
clear it to 0.
5 WD_EN
R/W
5VSB 0
If this bit is set to 1, the counting of
watchdog time is enabled.
4 WD_PULSE
R/W
5VSB 0
Select output mode (0: level, 1: pulse) of
RSTOUT# by setting this bit.
3 WD_UNIT
R/W
5VSB 0
Select time unit (0: 1 sec, 1: 60 sec) of
watchdog timer by setting this bit.
2 WD_HACTIVE
R/W
5VSB 0
Select output polarity of RSTOUT# (1: high
active, 0: low active) by sett i ng this bit.
Select output pulse width of RSTOUT#
1-0 WD_PSWIDTH
R/W
5VSB 0 0: 1 ms 1: 25 ms
2: 125 ms 3: 5 sec
Watchdog Timer Configuration Register 2 - base a 06h
Bit Name R/W Reset
Default
Description
7-0 WD_TIME R/W 5VSB 0 Time of watchdog timer
82