IBM PC 300GL Type 6561, Техническое руководство

Страница: 56 / 66

Appendix B. System Address Maps
PCI Configuration Space Map
Figure 47 (Page 2 of 2). DMA I/O Address Map
Address (Hex) Description Bits Byte Pointer
00CC Channel 7, Memory Address register 00–15 Yes
00CE Channel 7, Transfer Count register 00–15 Yes
00D0 Channels 4–7, Read Status/Write Command register 00–07
00D2 Channels 4–7, Write Request register 00–02
00D4 Channels 4–7, Write Single Mask register bit 00–02
00D6 Channels 4–7, Mode register (write) 00–07
00D8 Channels 4–7, Clear byte pointer (write) N/A
00DA Channels 4–7, Master clear (write)/temp (read) 00–07
00DC Channels 4–7, Clear Mask register (write) 00–03
00DE Channels 4–7, Write All Mask register bits 00–03
00DF Channels 5–7, 8- or 16-bit mode select 00–07
Bus Number (hex) Device Number
(hex) Function Number
(hex) Description
00 00 00 Intel 84440LX
00 01 00 Intel 82371AB AGP bus
00 07 00 Intel 82371AB PCI/ISA bus
00 07 01 Intel 82371AB IDE bus master
00 07 02 Intel 82371AB USB
00 07 03 Intel 82371AB power management
01 00 00 Cirrus Logic CL-GD5465 AGP controller
1 Upper byte of memory address register.
44
Technical Information Manual