3 Development Board Circuit
3.10 Ethernet
DBUG405-1.0E
23(25)
Signal Name
Pin No.
BANK Description
I/O
PHY2_TXD2
50
5
RGMII/MII transmitter data
3.3V
PHY2_TXD3
51
5
RGMII/MII transmitter data
3.3V
PHY2_TXEN
52
5
RGMII/MII transmitting enable
3.3V
PHY2_RXC
54
5
RGMII/MII receive clock
3.3V
PHY2_RXD0
56
4
RGMII/MII receive data
3.3V
PHY2_RXD1
57
4
RGMII/MII receive data
3.3V
PHY2_RXD2
58
4
RGMII/MII receive data
3.3V
PHY2_RXD3
59
4
RGMII/MII receive data
3.3V
PHY2_RXDV
60
4
RGMII/MII receive enable
3.3V