BIOS Setup
- 90 -
Parameter
Description
NBIO RAS Common Options
Press [Enter] for more options.
NBIO RAS Global Control
– Options available: Manual/Auto. Default option is
Auto
.
NBIO RAS Control
– 0 = Disabled, 1 = MCA, 2 = Legacy.
– Options available: Disabled/MCA/Legacy. Default option is
MCA
.
Egress Poison Severity High
– Enter a value. Each bit set to 1 enables high severity on the
associated IOHC egress port. A bit of 0 indicates low severity.
Egress Poison Severity Low
– Enter a value. Each bit set to 1 enables high severity on the
associated IOHC egress port. A bit of 0 indicates low severity.
NBIO SyncFlood Generation
– This value may be used to mask SyncFlood caused by NBIO RAS
options. When set to TRUE SyncFlood from NBIO is masked.
When set to FALSE NBIO is capable of generating SyncFlood.
– Options available: Enabled/Disabled/Auto. Default option is
Auto
.
NBIO SyncFlood Reporting
– This value may be used to enable SyncFlood reporting to APML.
When set to TRUE SyncFlood will be reported to APML. When set
to FALSE that reporting will be disabled.
– Options available: Enabled/Disabled. Default option is
Disabled
.
Egress Poison Mask High
– Enter a value. These set the enable mask for masking of errors
logged in EGRESS_POISON_STATUS. For each bit set to 1,
errors are masked. For each bit set to 0, errors trigger response
actions.
Egress Poison Mask Low
– Enter a value. These set the enable mask for masking of errors
logged in EGRESS_POISON_STATUS. For each bit set to 1,
errors are masked. For each bit set to 0, errors trigger response
actions.
Uncorrected Converted to Poison Enable Mask High
– Enter a value. These set the enable mask for masking of
uncorrectable parity errors on internal arrays. For each bit set to
1, a system fatal error event is triggered for UCP errors on arrays
associated with that egress port. For each bit set to 0, errors are
masked.
Uncorrected Converted to Poison Enable Mask Low
– Enter a value. These set the enable mask for masking of
uncorrectable parity errors on internal arrays. For each bit set to
1, a system fatal error event is triggered for UCP errors on arrays
associated with that egress port. For each bit set to 0, errors are
masked.
Содержание S452-Z30
Страница 1: ...S452 Z30 4U 42 Bay Single Processors Storage Server AMD MILAN User Manual Rev 1 0 ...
Страница 9: ... 9 5 10 2 DXE Beep Codes 116 ...
Страница 10: ... 10 This page intentionally left blank ...
Страница 36: ...System Hardware Installation 36 2 2 3 ...
Страница 42: ...System Hardware Installation 42 Rear HDD Back Plane Board SATA Cable ...
Страница 46: ... 46 Motherboard Components This page intentionally left blank ...
Страница 63: ... 63 BIOS Setup 5 2 8 PCI Subsystem Settings ...
Страница 69: ... 69 BIOS Setup 5 2 12 SATA Configuration ...
Страница 73: ... 73 BIOS Setup 5 2 16 Intel R I350 Gigabit Network Connection ...
Страница 75: ... 75 BIOS Setup 5 2 17 VLAN Configuration ...