Gigabyte GA-686KDX, Руководство пользователя

Страница: 66 / 75

GA-686KDX
APPENDIX B: POST CODES
F EISA POST codes are typically output to port address 300h. ISA POST
codes are typically output to port address 80h.
POST Name Description
C0 Turn Off Chipset
Cache OEM Specific-Cache control.
1 Processor Test 1 Processor Status (1 FLAGS) Verification.
Test the following processor status flags
carry, zero, sign, overflow,
The BIOS will set each of these flags, verify they are
set, then turn each flag off and verify it is off.
2 Processor Test 2 Read/Write/Verify all CPU registers except SS, SP,
and BP with data pattern FF and 00.
3 Initialize Chips Disable NMI, PIE, AIE, UEI, SQWV.
Disable video, parity checking, DMA.
Reset math coprocessor.
Clear all page registers, CMOS shutdown byte.
Initialize timer 0, 1, and 2, including set EISA timer to
a known state.
Initialize DMA controllers 0 and 1.
Initialize interrupt controllers 0 and 1.
Initialize EISA extended registers.
4 Test Memory
Refresh Toggle RAM must be periodically refreshed in order to keep
the memory from decaying. This function assures
that the memory refresh function is working properly.
5 Blank video,
Initialize keyboard Keyboard controller initialization.
6 Reserved
7 Test CMOS
Interface and
Battery Status Verifies CMOS is working correctly, detects bad
battery.
BE Chipset Default
Initialization Program chipset registers with power on BIOS
defaults.
C1 Memory presence
test OEM Specific-Test to size on-board memory.
C5 Early Shadow OEM Specific-Early Shadow enable for fast boot.
C6 Cache presence
test External cache size detection.
8 Setup low memory Early chip set initialization.
B-1