BIOS Setup
- 65 -
Processor Configuration
Pre-Socket Configuration
Press [Enter] for configuration of advanced items.
Processor Socket/Processor ID/Processor Frequency/Processor Max Raito/
Processor Min Raio/Microcode Revision/L1 Cache RAM/L2 Cache RAM/L3 Cache RAM/
Processor 0/1Version
Displays the technical specifications for the installed processor.
Hyper-Threading [All]
The Hyper Threading Technology allows a single processor to execute two or more separate
threads concurrently. When hyper-threading is enabled, multi-threaded software applications can
execute their threads, thereby improving performance.
Options available: Enabled/Disabled. Default setting is
Enabled
.
Execute Disable Bit
When enabled, the processor prevents the execution of code in data-only memory pages. This provides
some protection against buffer overflow attacks.
When disabled, the processor will not restrict code execution in any memory area. This makes the
processor more vulnerable to buffer overflow attacks.
Options available: Enabled/Disabled. Default setting is
Enabled
.
Enable Intel TXT Support
Enable/Disable Intel Trusted Execution Technology support function.
Options available: Enabled/Disabled. Default setting is
Disabled.
VMX (Vanderpool Technology)
Enable/Disable Vanderpool Technology. This will take effect after rebooting the system.
Options available: Enabled/Disabled. Default setting is
Enabled
.
Enable SMX (Intel Safer Mode Extensions Technology)
Enable/Disblae Intel Safer Mode Extensions (SMX) support function.
Options available: Enabled/Disabled. Default setting is
Disabled
.
Hardware Prefetcher
Select whether to enable the speculative prefetch unit of the processor.
Options available: Enabled/Disabled. Default setting is
Enabled
.
Adjacent Cache Line Prefetch
When enabled, cache lines are fetched in pairs. When disabled, only the required cache line is fetched.
Options available: Enabled/Disabled. Default setting is
Enabled
.
DCU Streamer Prefetch
Enable prefetch of next L1 Data line based upon multiple loads in same cache line.
Options available: Enabled/Disabled. Default setting is
Enabled
.
DCU IP Prefetch
Enable prefetch of next L1 Data line based upon sequential load history.
Options available: Enabled/Disabled. Default setting is
Enabled
.
DCU Mode
Configure DCU mode.
Options available: 32KB 8Way Without ECC/16KB 4Way With ECC. Default setting is
32KB 8Way
Without ECC
.
Содержание MD50-LS0
Страница 9: ... 9 Block Diagram ...
Страница 43: ... 43 BIOS Setup 2 2 1 Serial Port Console Redirection ...
Страница 44: ...BIOS Setup 44 ...
Страница 58: ...BIOS Setup 58 2 9 SIO Configuration ...
Страница 59: ...BIOS Setup 59 ...
Страница 64: ... 64 BIOS Setup 2 3 1 Processor Configuration ...
Страница 67: ...BIOS Setup 67 2 3 1 1 Pre Socket Configuration ...
Страница 74: ... 74 BIOS Setup 2 3 4 QPI Configuration ...
Страница 78: ... 78 BIOS Setup 2 3 5 1 Memory Topology ...
Страница 87: ...BIOS Setup 87 2 3 7 2 PCH sSATA Configuration ...
Страница 92: ... 92 BIOS Setup 2 3 7 3 PCH SATA Configuration ...