5.3 Host Commands
C141-E042-01EN
5-51
At command issuance (I/O registers setting contents)
1F7
H
(CM)
X’94’ or X’E0’
1F6
H
(DH)
×
×
×
DV
xx
1F5
H
(CH)
1F4
H
(CL)
1F3
H
(SN)
1F2
H
(SC)
1F1
H
(FR)
xx
xx
xx
xx
xx
At command completion (I/O registers contents to be read)
1F7
H
(ST)
Status information
1F6
H
(DH)
×
×
×
DV
xx
1F5
H
(CH)
1F4
H
(CL)
1F3
H
(SN)
1F2
H
(SC)
1F1
H
(ER)
xx
xx
xx
xx
Error information
(25) SLEEP (X’99’ or X’E6’)
This command is the only way to make the device enter the sleep mode.
Upon receipt of this command, the device sets the BSY bit of the Status register
and enters the sleep mode. The device then clears the BSY bit and generates an
interrupt. The device generates an interrupt even if the device has not fully
entered the sleep mode.
In the sleep mode, the spindle motor is stopped and the ATA interface section is
inactive. All I/O register outputs are in high-impedance state.
The only way to release the device from sleep mode is to execute a software or
hardware reset.
Содержание MHA2021AT
Страница 1: ...C141 E042 01EN MHA2021AT MHA2032AT DISK DRIVES PRODUCT MANUAL ...
Страница 40: ...Installation Conditions 3 12 C141 E042 01EN Figure 3 14 Example 2 of Cable Select ...
Страница 45: ...4 3 Circuit Configuration C141 E042 01EN 4 5 Figure 4 2 Circuit Configuration ...
Страница 51: ...4 6 Read write Circuit C141 E042 01EN 4 11 Figure 4 4 Read write circuit block diagram ...
Страница 56: ...Theory of Device Operation 4 16 C141 E042 01EN Figure 4 7 Physical sector servo configuration on disk surface ...
Страница 136: ...5 4 Command Protocol C141 E042 01EN 5 75 Figure 5 7 Normal DMA data transfer ...
Страница 138: ...5 5 Timing C141 E042 01EN 5 77 Figure 5 8 Data transfer timing ...
Страница 144: ...6 1 Device Response to the Reset C141 E042 01EN 6 3 Figure 6 1 Response to power on ...
Страница 164: ...6 6 Write Cache C141 E042 01EN 6 23 WRITE SECTOR S WITH RETRY WRITE MULTIPLE WRITE DMA WITH RETRY ...
Страница 177: ......