Fujitsu Siemens Computers D1858, Техническое руководство

Страница: 22 / 48

Pin assignment of internal ports
12 - English A26361-D1858-Z120-1-7419, Edition 2
IDE/ATA interface
1
2
Pin Signal Pin Signal
1 Reset drive (low asserted) 2 GND
3 Data 7 (high asserted) 4 Data 8 (high asserted)
5 Data 6 (high asserted) 6 Data 9 (high asserted)
7 Data 5 (high asserted) 8 Data 10 (high asserted)
9 Data 4 (high asserted) 10 Data 11 (high asserted)
11 Data 3 (high asserted) 12 Data 12 (high asserted)
13 Data 2 (high asserted) 14 Data 13 (high asserted)
15 Data 1 (high asserted) 16 Data 14 (high asserted)
17 Data 0 (high asserted) 18 Data 15 (high asserted)
19 GND 20 Key
21
DRQ (high asserted) 22 GND
23 I/O write (low asserted) 24 GND
25 I/O read (low asserted) 26 GND
27 I/O ready (low asserted) 28 Cable select
29 DAK (low asserted) 30 GND
31 IRQ (high asserted) 32 not connected
33 ADR 1 (high asserted) 34 ATA66 Detect (low asserted)
35 ADR 0 (high asserted) 36 ADR 2 (high asserted)
37 CS 1 (low asserted) 38 CS 3 (low asserted)
39 IDE-LED (low asserted) 40 GND
1394 connector (internal header)
1
2
Pin Signal Pin Signal
1 TPA+ 2 TPA-
3 GND 4 GND
5 TPB+ 6 TPB-
7 +12
V 8 +12 V
9 Key 10 GND