Freescale Semiconductor PXR4030, Справочное руководство

Страница: 601 / 1434

FlexRay Communication Controller (FLEXRAY)
Freescale Semiconductor 22-17
PXR40 Microcontroller Reference Manual, Rev. 1
.;
22.5.2.7 Message Buffer Data Size Register (MBDSR)
This register defines the size of the message buffer data section for the two message buffer segments in a
number of two-byte entities.
The controller provides two independent segments for the individual message buffers. All individual
message buffers within one segment have to have the same size for the message buffer data section. This
size can be different for the two message buffer segments.
Table 22-12. Strobe Signal Mapping
SEL
Description Channel Type Offset
1
1
Given in PE clock cycles
Reference
dec hex
0 0x0 arm - value +1 MT start
1 0x1 mt - value +1 MT start
2 0x2 cycle start - pulse 0 MT start
3 0x3 minislot start - pulse 0 MT start
4 0x4 slot start A
pulse 0 MT start
5 0x5 B
6 0x6 receive data after glitch filtering A
value +4
FR_A_RX
7 0x7 B FR_B_RX
8 0x8 channel idle indicator A
level +5
FR_A_RX
9 0x9 B FR_B_RX
10 0xA syntax error detected A
pulse +4
FR_A_RX
11 0xB B FR_B_RX
12 0xC content error detected A
level +4
FR_A_RX
13 0xD B FR_B_RX
14 0xE receive FIFO almost-full interrupt flag A
value n.a.
FAFAIF
15 0xF B FAFBIF
Base + 0x000C Write: POC:config
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
R 0
MBSEG2DS
0
MBSEG1DS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Figure 22-7. Message Buffer Data Size Register (MBDSR)
Table 22-13. MBDSR Field Descriptions
Field Description
MBSEG2DS Message Buffer Segment 2 Data Size — The field defines the size of the message buffer data section in
two-byte entities for message buffers within the second message buffer segment.
MBSEG1DS Message Buffer Segment 1 Data Size — The field defines the size of the message buffer data section in
two-byte entities for message buffers within the first message buffer segment.