System Integration Unit (SIU)
MPC5565 Microcontroller Reference Manual, Rev. 1.0
Freescale Semiconductor
6-3
6.1.2
Overview
The system integration unit (SIU) is accessed by the e200z6 core through the system bus crossbar switch
(XBAR) and the peripheral bridge A (PBRIDGE_A).
lists the features the SIU configures:
:
6.1.3
Modes of Operation
The MPC5500 family of devices has several operating modes for configuring and testing the chip:
Table 6-1. SIU Features
Feature
Description
MCU reset operations
Controls the external pin boot logic
System reset operations
Monitors internal and external reset sources, and drives the RSTOUT signal
• Power-on reset support
• Reset status register providing last reset source to software
• Glitch detection on reset input
• Software controlled reset assertion
Pad configuration registers
Enables the configuration and initialization of the I/O pin electrical characteristics via
software to select the following:
• Active function from the set of multiplexed functions
• Pullup/down characteristics of the pin
• Slew rate for slow and medium pads
• Open drain mode for output pins
• Hysteresis for input pins
• Drive strength of bus signals for fast pads
External interrupt operations
• 15 interrupt requests
• Rising- or falling-edge event detection
• Programmable digital filter for glitch rejection
General-purpose I/O (GPIO)
Provides uniform and discrete I/O control of 178 MCU general-purpose I/O pins, where
each GPIO signal has an input register and an output register.
Internal peripheral multiplexing
Provides more flexibility to customize signal/pin assignments for application development
which allows:
• Serial and parallel chaining of DSPIs
• Flexible selection of eQADC trigger inputs
• Assignment of interrupt requests (IRQs) between external pins and DSPI
Table 6-2. SIU Operating Modes
Operating Mode
Description
Normal
In normal mode, the SIU provides the register interface and logic that controls the device and
system configuration, the reset controller, and GPIO. The SIU continues operation with no
changes in stop mode.
Debug
SIU operation in debug mode is identical to operation in normal mode.
Содержание MPC5565
Страница 18: ...MPC5565 Microcontroller Reference Manual Devices Supported MPC5565 MPC5565 RM Rev 1 0 09 2007...
Страница 34: ...MPC5565 Reference Manual Rev 1 0 Freescale Semiconductor 15...
Страница 35: ...MPC5565 Reference Manual Rev 1 0 16 Freescale Semiconductor...
Страница 325: ...Error Correction Status Module ECSM MPC5565 Microcontroller Reference Manual Rev 1 0 8 16 Freescale Semiconductor...
Страница 515: ...External Bus Interface EBI MPC5565 Microcontroller Reference Manual Rev 1 0 12 70 Freescale Semiconductor...
Страница 553: ...Flash Memory MPC5565 Microcontroller Reference Manual Rev 1 0 13 38 Freescale Semiconductor...
Страница 559: ...SRAM MPC5565 Microcontroller Reference Manual Rev 1 0 14 6 Freescale Semiconductor...
Страница 577: ...Boot Assist Module BAM MPC5565 Microcontroller Reference Manual Rev 1 0 15 18 Freescale Semiconductor...
Страница 895: ...Deserial Serial Peripheral Interface DSPI MPC5565 Microcontroller Reference Manual Rev 1 0 19 72 Freescale Semiconductor...
Страница 973: ...Preface MPC5565 Microcontroller Reference Manual Rev 1 0 21 36 Freescale Semiconductor...
Страница 1145: ...MPC5565 Register Map MPC5565 Microcontroller Reference Manual Rev 1 0 A 60 Freescale Semiconductor...
Страница 1153: ...Calibration MPC5565 Microcontroller Reference Manual Rev 1 0 B 8 Freescale Semiconductor...