Foxconn 520A, Руководство пользователя

Страница: 29 / 46

Chapter 2 BIOS Description
24
2.7 DRAM Configuration
Timing Mode
This item is used to set DRAM timing mode. The available values setting are:
Auto, MaxMemClk.
Memory CLK value or Limit
When “ Timing Mode ” set to “ MaxMemClk ” , you can select the frequency of
memory.
DDRII Timing Item
This item allows you manually adjust DDRII timing. When enabled, you can
set some parameters of DDRII timing.
TwTr Command Delay
Allows you to set the delay that has to be inserted after sending the last data
from a write operation to the memory and issuing a read command.
Trfc0 for DIMM0
Allows you to set the number of clock cycles of Auto-Refresh command
period for DIMM0.
Trfc1 for DIMM1
Allows you to set the number of clock cycles of Auto-Refresh command
period for DIMM1.
(Twr)Write Recovery Time
Allows you to set the number of clock cycles taken between writing data
and issuing the precharge command.
(Trtp)Precharge Time
Allows you to set the number of clock cycles of internal write to read command
delay.
DRAM Configuration Menu
2.6 K8<->NB HT Width
Allows you to set the bandwidth of the link ’ s transmitter of K8<->NB.
PDF 文件使用 "pdfFactory" 试用版本创建 Æ Æ www.fineprint.com.cn