![evertz 7847FSEDA Series Скачать руководство пользователя страница 25](http://html1.mh-extra.com/html/evertz/7847fseda-series/7847fseda-series_user-manual_2445249025.webp)
7847FSEDA Series
Frame Synchronizer and Distribution Amplifier
Revision 0.1
Page - 15
5.1.2. Reference
The reference control tab contains all controls that configure the operation of the reference processing
from a module level. Additional controls that are specific to each video processing path are located in
the corresponding video configuration view Reference control tab.
The video reference signal can be sourced from either the modules REF input connection on the rear
plate, or either of the FRAME REF inputs on the 7800FR or 7700FR-G frames.
The 7847FSEDA series supports locking to
525i/59.94Hz
and
625i/50Hz
bi-level reference signals,
and
1080i/59.94Hz
and
1080i/50Hz
tri-level reference signals.
The auto-reference fail-over feature is used to automatically lock to secondary (
lower priority
)
reference input signals when the main (
priority 1
) reference drops out. This improves robustness of
the system, and ensures the output timing remains locked to the desired reference timing in the event
of failure on the primary reference input.
Figure 5-3 illustrates the layout of the reference controls in the VistaLINK® PRO global configuration
view.
Figure 5-3: System Configuration - Reference Tab
Global Control
Genlock Source:
This control is used to configure which reference input connector is selected as
the Genlock input signal. When
Card Ref
is selected, the module will be sourced by the external
reference signal applied to the module’s rear panel. When
Frame 1
is selected, the module will lock
to the external reference applied to the 7800 frame
REF 1
input. When
Frame 2
is selected, the
module will be sourced by the external reference applied to the 7800 frame
REF 2
input.
Genlock Terminator:
This control specifies if a 75 ohm termination is applied to the input reference
signal.
Genlock VITC Read Line:
This control specifies the line number where VITC time code will be
extracted from the input reference signal.
Содержание 7847FSEDA Series
Страница 2: ...This page left intentionally blank ...