Eurotech EmbeddedDNA An0031, Руководство пользователя

Страница: 15 / 16

Application Note 15
Figure 4. Timing Diagram Vertical Mode
The previous Figures may be useful to verify graphically if the entered BIOS parameters match the TFT
timing diagram.
Regarding the timing, the following relationships should be ensured:
Horizontal Sync. :
Period (th) = Display Period (thd) + Front Porch (thf) + Pulse Width (thp*) + Back Porch (thb*)
Vertical Sync. :
Period (tv) = Display Period (tvd) + Front Porch (tvf) + Pulse Width (tvp*) + Back Porch (tvb*)
Practically, referring to Table 6 and to Table 7, the results are:
Horizontal Sync :
800 = 640 + 16 + 96 + 48
Vertical Sync :
525 = 480 + 12 + 31 + 2