background image

Page-12                                         

  Aug.1998

( 2 ) Notes on mounting

1. Soldering temperature conditions

If the internal temperature of the package exceeds 260

°

C, the characteristics of the crystal resonator may deteriorate

and the package may be damaged.    Therefore, before using this module, be sure to confirm what temperatures it
will be exposed to during the mounting process.    If the mounting temperature conditions are ever changed, the
suitability of those temperature conditions for this package must be confirmed again.
Soldering conditions: Up to 260

°

C for up to 10 seconds, twice, or up to 230

°

C for up to 3 minutes.

    Example of SMD Product Soldering Conditions

Infrared reflow

0

100

200

°

C)

Temp.(

Time

1 to 5 

°

C/sec

1 to 5 

°

C/sec

pre-heating

60 sec. min

200 sec. max

10 sec. max

1 to 5 

°

C/sec

235 

°

C max

Vapor phase reflow

0

100

200

°

C)

Temp.(

Time

1 to 5 

°

C/sec

1 to 5 

°

C/sec

pre-heating

60 sec. min

200 sec. max

30 sec. max

1 to 5 

°

C/sec

220 

°

C max

2. Mounters

While this module can be used with general-purpose mounters, be sure to confirm the force of impact that the
module will be subjected to during mounting, since certain machines or conditions can result in damage to the
internal crystal resonator.    If the mounting conditions are ever changed, the suitability of those conditions for this
package must be confirmed again.

3. Ultrasonic cleaning

Under certain conditions, ultrasonic cleaning can damage the crystal resonator.    Because we cannot specify the
conditions under which you perform ultrasonic cleaning (including the type of cleaner, the power level, the duration,
the condition of the inside of the chamber, etc.), Seiko-Epson does not warrant this product against ultrasonic
cleaning.

4. Mounting orientation

If this module is mounted backwards, it may be damaged.    Always confirm the orientation of the module before
mounting it.

5. Leakage between pins

If power is supplied to this module while it is dirty or while condensation is present, leakage between pins may result.
Be sure that the module is clean and dry before supplying power to it.

Содержание RTC-4573

Страница 1: ...d for high density mounting n n n n Overview This module is a serial interface type real time clock with a crystal oscillator on chip This module includes clock and calendar circuitry from seconds to years with automatic leap year compensation alarms and timer interrupt functions as well as functions that detect when oscillation is halted the time is being updated The serial interface permits cont...

Страница 2: ...ising edge of the CLK signal in read mode the data is output from the DATA pin at the rising edge of the CLK signal GND 9 Connect to the negative ground line of the power supply TIRQ 10 Output Open drain interrupt output pin for the interval timer AIRQ 11 Output Output Open drain interrupt output pin for alarms CE0 12 Input Chip enable 0 input pin When high access to the internal registers is enab...

Страница 3: ...ltage characteristics Ta 25 C VDD 1 6 to 5 5V 2 0 ppm V Monthly error of about 1 minute 4 DC Characteristics VDD 1 6 to 5 5V Ta 40 to 85 C Description Symbol Conditions MIN TYP MAX Unit Standby current 1 IDD1 VDD 5V CE0 CE1 GND 1 0 2 0 mA Standby current 2 IDD2 VDD 3V CE0 CE1 GND 0 5 1 0 mA Input Voltage VIH CE0 CE1 0 8VDD VDD V VIL CLK DATA pins 0 0 2VDD V Input leakage current ILK VI VDD or GND ...

Страница 4: ...400 200 ns CE recovery time tCR 600 300 ns CLK hold time tCKH 100 50 ns Write DATA in setup time tDS 50 50 ns Write DATA in hold time tDH 50 50 ns Read DATA in delay time tRD 0 400 0 200 ns Output disable delay time tRZ 200 100 ns rise and fall time tRF 40 20 ns FOUT duty ratio 32 768kHz output Duty 35 65 40 60 CLK C E CS t WL t WH t CH t CKH t CR t 50 50 Write Mode ReadMode CLK DATA CLK DATA C E ...

Страница 5: ... is detected by dividing the two BCD digits of the year register by four if the remainder is zero the year is a leap year Therefore leap years can be automatically determined whether the year is numbered according to the western calendar or the Japanese calendar year of Heisei Day of the week The day of the week register uses 7 bits from 0 to 6 the meanings of the bits are shown in the table below...

Страница 6: ...D3 Source Clk 0 0 32768Hz 0 1 1024Hz 1 0 32Hz 1 1 1Hz 1 4 Timer register Reg C to Reg D Register D is presetable binary down counter of 8 bits Source clock of this counter does setup by TD bit of Register C Register D does countdown by a period of selected source clock When data of register D becomes 0 TIRQ terminal changes to Low level In that time register D does written data reloads again if TI...

Страница 7: ...Q terminal is set in case of 0 AIE bit by Hi Z and TIRQ terminal is set in case of 0 TIE bit by Hi Z 1 6 Control register 2 register F Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 F TEST STOP RESET HOLD TEST bit This is a test bit for Seiko Epson s use Always set this bit to 0 When writing to the other bits in the CF register be careful not to accidentally write a 1 to this bit This bit...

Страница 8: ...omatically incremented and the next 8 bits of data are written to the new address 3 The automatic address incrementation is cyclic with address 0 following address F D0 D1 D2 D3 D0 D1 D4 D5 D2 D3 D2 D3 D6 D7 C E CLK DATA D0 D1 D0 D1 D4 D5 D2 D3 D6 D7 Reads 1 After the CE input goes high set the value of the first four write bits to C indicating read mode and then set the address to be written in t...

Страница 9: ...VDD CE1 GND Voltage Detector 4 7uF 0 1uF Schottky Barrier Diode Note VDD D 1 D 1 1SS108 or Equivalent Vf 0 1V VO VDD VSS SCI7701 or SCI7721 CE0 DATA CLK TIRQ AIRQ FOUT n Package Outline 7 8 0 2 5 4 11 4 0 2 1 27 0 4 1 8 2 0 0 12 0 1 MAX 0 0 15 0 6 0 10 0 2 MIN ...

Страница 10: ...he frequency tolerance and the voltage characteristics Df f ppm Df f0 DfT DfV D f ppm Clock accuracy at a given temperature and voltage Frequency tolerance D T D V Temperature dependent frequency deviation Voltage dependent frequency deviation f D f ppm f0 f f ppm ppm 3 Finding the daily deviation Daily deviation seconds Df f x 10 6 x 86400 The clock error is one second per day at 11 574 ppm 2 Fre...

Страница 11: ...the latch up phenomenon In order to assure stable operation connect a passthrough capacitor ceramic is recommended of at least 0 1mF located as closely as possible to the power supply pins on this module between VDD and GND Furthermore do not place a device that generates high noise levels near this module Keep signal lines away from the shaded areas shown in the figure at right and fill the area ...

Страница 12: ...max 2 Mounters While this module can be used with general purpose mounters be sure to confirm the force of impact that the module will be subjected to during mounting since certain machines or conditions can result in damage to the internal crystal resonator If the mounting conditions are ever changed the suitability of those conditions for this package must be confirmed again 3 Ultrasonic cleanin...

Отзывы: