manualshive.com logo in svg

Digi Errata NS9750B-A1, Быстрый старт

Поделиться
Скачать
Digi Errata NS9750B-A1 Скачать руководство пользователя страница 1

w w w . d i g i . c o m

 

 

 

 

 

 

1

NS9750B-A1

Errata 

90000738, Rev F

Release date: September 2006

Use in conjunction with:

NS9750B-A1 Hardware 

Reference, Rev. B

Part number: 90000737_B
Released: March 2006

Technical Support: 

Phone: 1.877.912.3444

Web: [email protected]

•

SPI slave data output high impedance control

•

UART  gap  timer

•

UART CTS-related transmit data errors

•

USB  OVR  and  USB  PWR

•

PCI arbiter senses false request

•

Ethernet receive data FIFO overflow (Ethernet 
receiver stall)

•

1284 nibble ID negotiation

•

Linked Ethernet TX buffer descriptors do not work with 
late collisions

Содержание Errata NS9750B-A1

Страница 1: ...ch 2006 Technical Support Phone 1 877 912 3444 Web techpubs digi com SPI slave data output high impedance control UART gap timer UART CTS related transmit data errors USB OVR and USB PWR PCI arbiter s...

Страница 2: ...rruption occur when a start bit is missed Software workaround Three conditions have been identified for this erratum Applications with a steady stream of receive data are not affected if the buffer ga...

Страница 3: ...pin on each UART This function is controlled by the RXEXT bit 27 in each Serial Bit rate register If multiple UARTs are running at the same baud rate one baud clock can be used for the multiple UARTs...

Страница 4: ...of this signal cannot be changed It is true high normally requiring an external inverter and noise filter to prevent false indications of over current This table shows the corrections to GPIO 16 in t...

Страница 5: ...data FIFO overflow Ethernet receiver stall The Ethernet receiver intermittently locks up in 100 Mbps half duplex applications due to an overflow in the RX data FIFO Workaround Reset the RX Ethernet lo...

Страница 6: ...TXBD RAM Workaround Software keeps a shadow copy of the TXBD RAM flags in main memory and updates the copy only when the CPU accesses the TXBD RAM When the CPU receives an Ethernet TX ERROR interrupt...

Страница 7: ......

Страница 8: ...and other countries worldwide All other trademarks are the property of their respective owners Information in this manual is subject to change without notice and does not represent a commitment on th...

Отзывы:

Нет отзывов

Бренды по названию

Популярные бренды

Загрузить еще бренды