Denon Professional DN-V755, Руководство по обслуживанию, Страница: 18 / 54

18
DN-V750/V755
59 CLK20MO O 20Mhz clock output
It is used as the clock signal for the external MII device’s clock is 20Mhz.
LED Interface
60 SPEED100# O Speed LED
It is low output to indicate that the internal PHY is operated in 100M
speed, or it is floating for the 10M mode of the internal PHY.
61 DUP# O Full-duplex LED
In LED mode 1, It is low output to indicate that the internal PHY is
operated in full-duplex mode, or it is floating for the half-duplex mode of
the internal PHY.
In LED mode 0, It is low output to indicate that the internal PHY is
operated in 10M mode, or it is floating for the 100M mode of the internal
PHY.
62 LINK&ACT# O Link LED
In LED mode 1, it is the combined LED of link and carrier sense signal of
the internal PHY.
In LED mode 0, it is the LED of the carrier sense signal of the internal
PHY only.
10/100 PHY/Fiber
24 SD I Fiber-optic signal detect
PECL signal which indicates whether or not the fiber-optic receives pair is
receiving valid levels.
25 AGND Bandgap ground.
26 BGRES I/O Bandgap pin.
27 AVDD Bandgap and guard ring power
28 AVDD RX power
29 RX+ I TP RX input
30 RX- I TP RX input
31 AGND RX ground
32 AGND TX ground
33 TXO+ O TP TX output
34 TXO- O TP TX output
35 AVDD TX power
Miscellaneous
16,17,18,
19
TEST1~TEST4 I Operation Mode
Test1,2,3,4=(1,1,0,0) : the processor interface is ISA compatible.
Test1,2,3,4=(1,1,0,1) : the processor interface is for general processor .
48 TEST5 I It must be ground.
68,69,70,
71
GPIO0~3 I/O General I/O ports
Registers GPCR and GPR can program these pins.
The GPIO0 is output mode with output data high at default to power down
internal PHY and other external MII device.
GPIO1~3 default are input ports.