Denon AVC-3310, Руководство по обслуживанию

Страница: 23 / 211

23
AVR-3310CI/AVR-3310/AVR990/AVC-3310
50
Log-in to DPMS has failed when
rewriting firmware such as Sub
CPU, DSP, FPGA, and PLD.
Carry out the update in an environment
that has little network load.
51
Line, etc., is busy when logging
into DPMS when rewriting firm-
ware such as Sub CPU, DSP,
FPGA, and PLD.
Carry out the update in an environment
that has little network load.
52
Connection to DPMS failed when
rewriting firmware such as Sub
CPU, DSP, FPGA, and PLD. Check the network connection.
Carry out the update in an environment
that has little network load.
53
Connection to DPMS timed out
when rewriting firmware such as
Sub CPU, DSP, FPGA, and PLD. Check the network connection.
Carry out the update in an environment
that has little network load.
54
Error message received regarding
firmware data after logging in to
DPMS when rewriting firmware
such as Sub CPU, DSP, FPGA,
and PLD.
Turn the power off then back on.
Updating starts automatically.
Carry out the update in an environment
that has little network load.
55
When rewriting firmware such as
Sub CPU, DSP, FPGA, and PLD,
request was made for firmware
data after logging in to DPMS, but
it timed out.
Turn the power off then back on.
Updating starts automatically.
Carry out the update in an environment
that has little network load.
56
Failure to download firmware after
logging in to DPMS when rewriting
firmware such as Sub CPU, DSP,
FPGA, and PLD. Turn the power off then back on.
Updating starts automatically.
Carry out the update in an environment
that has little network load.
57
Firmware download error received
(line congestion) after logging in to
DPMS when rewriting firmware
such as Sub CPU, DSP, FPGA,
and PLD.
Turn the power off then back on.
Updating starts automatically.
Carry out the update in an environment
that has little network load.
58
Firmware download error received
(connection failure) after logging in
to DPMS when rewriting firmware
such as Sub CPU, DSP, FPGA,
and PLD.
Turn the power off then back on.
Updating starts automatically.
Carry out the update in an environment
that has little network load.
59
When rewriting firmware such as
Sub CPU, DSP, FPGA, and PLD,
request was made for downloading
firmware after logging in to DPMS,
but it timed out.
Turn the power off then back on.
Updating starts automatically.
Carry out the update in an environment
that has little network load.
5A
NACK received when “C” com-
mand sent to Sub CPU, DSP,
FPGA, PLD etc.
Turn the power off then back on.
Updating starts automatically.
5B
NACK received when “L” com-
mand sent to Sub CPU, DSP,
FPGA, PLD etc.
Turn the power off then back on.
Updating starts automatically.
5C
Sub CPU, DSP, FPGA, PLD etc.
failed to receive firmware for
rewriting sent from DM860 (when
timed out).
Turn the power off then back on.
Updating starts automatically.
5D
Sub CPU, DSP, FPGA, PLD etc.
failed to receive firmware for
rewriting sent from DM860 (when
an error).
Turn the power off then back on.
Updating starts automatically.
5E
Invalid data in firmware such as
Sub CPU, DSP, FPGA, and PLD
for rewriting sent from DM860
(when a Check Sum error).
Turn the power off then back on.
Updating starts automatically.
Error
code
Details of Error code Display Coping strategies
S u b
* * * m i n
L o g i n f a i l e d 5 0
S u b
* * * m i n
S e r v e r i s b u s y 5 1
S u b
* * * m i n
C o n n e c t i o n F a i l 5 2
S u b
* * * m i n
C o n n e c t i o n F a i l 5 3
S u b
* * * m i n
U p d a t i n g f a i l 5 4
S u b
* * * m i n
U p d a t i n g f a i l 5 5
S u b
* * * m i n
D o w n l o a d f a i l 5 6
S u b
* * * m i n
S e r v e r i s b u s y 5 7
S u b
* * * m i n
C o n n e c t i o n F a i l 5 8
S u b
* * * m i n
D o w n l o a d f a i l 5 9
S u b
* * * m i n
C o n n e c t i o n F a i l 5 A
S u b
* * * m i n
U p d a t i n g f a i l 5 B
S u b
* * * m i n
U p d a t i n g f a i l 5 C
S u b
* * * m i n
U p d a t i n g f a i l 5 D
S u b
* * * m i n
U p d a t i n g f a i l 5 E