Chapter 2
64
16
Continuous Measure Mode
The normal measure mode must also be
selected to use this feature. A starting
edge must be selected for this mode. The
stop edge is not used.
1 = Enables continuous measure mode.
0 = Disables continuous measure mode
W
17
Clear Continuous Measure Mode on Read
Bit 16 must also be set to use this feature.
1 = Enables continuous measure mode to be
cleared when read from the CGL address.
0 = Disables continuous measure mode from
being cleared when read from the CGL address.
W
31:18
Reserved
–
–
a. Bits for this register must always be written with 0. This allows these bits to be redefined as functional bits in the future
without impacting existing software.
Table 14: User Status Register (Address 0xB000C030)
Bit
Register Description
Value
Type
0
User Counter 0 One-Shot Trigger Enable Flag
This flag indicates whether user counter 0 is
enabled to detect one-shot triggers. This bit
resets to 0 on power up or counter/timer reset.
0 = One-Shot Triggers Disabled
1 = One-Shot Triggers Enabled
This bit is set when the host writes 1 to the
user one-shot trigger enable command bit of
the control register. This bit is cleared by the
core at the completion of the one-shot pulse if
the counter is in non-retriggerable one-shot
mode. It is also cleared when the user period
register is loaded by the host.
R
1
User Counter 1 One-Shot Trigger Enable Flag
This flag indicates whether user counter 1 is
enabled to detect one-shot triggers. This bit
resets to 0 on power up or counter/timer reset.
0 = One-Shot Triggers Disabled
1 = One-Shot Triggers Enabled
This bit is set when the host writes 1 to the
user one-shot trigger enable command bit of
the control register. This bit is cleared by the
core at the completion of the one-shot pulse if
the counter is in non-retriggerable one-shot
mode. It is also cleared when the user period
register is loaded by the host.
R
2
User Counter 2 One-Shot Trigger Enable Flag
This flag indicates whether user counter 2 is
enabled to detect one-shot triggers. This bit
resets to 0 on power up or counter/timer reset.
0 = One-Shot Triggers Disabled
1 = One-Shot Triggers Enabled
This bit is set when the host writes 1 to the
user one-shot trigger enable command bit of
the control register. This bit is cleared by the
core at the completion of the one-shot pulse if
the counter is in non-retriggerable one-shot
mode. It is also cleared when the user period
register is loaded by the host.
R
3
Reserved
–
–
Table 13: User Control Registers (Addresses 0xB000C020, 0xB000C024, 0xB000C028) (cont.)
Bit
Register Description
Value
Type
Содержание DT9840 Series
Страница 1: ...DT9840 Series UM 19197 T User s Manual Title Page ...
Страница 4: ......
Страница 44: ...Chapter 1 44 ...
Страница 76: ...Chapter 2 76 ...
Страница 98: ...Appendix A 98 ...
Страница 124: ...Appendix B 124 ...