manualshive.com logo in svg
background image

General Description

The DS12885, DS12887, and DS12C887 real-time
clocks (RTCs) are designed to be direct replacements
for the DS1285 and DS1287. The devices provide a
real-time clock/calendar, one time-of-day alarm, three
maskable interrupts with a common interrupt output, a
programmable square wave, and 114 bytes of battery-
backed static RAM (113 bytes in the DS12C887 and
DS12C887A). The DS12887 integrates a quartz crystal
and lithium energy source into a 24-pin encapsulated
DIP package. The DS12C887 adds a century byte at
address 32h. For all devices, the date at the end of the
month is automatically adjusted for months with fewer
than 31 days, including correction for leap years. The
devices also operate in either 24-hour or 
12-hour format with an AM/PM indicator. A precision
temperature-compensated circuit monitors the status of
V

CC

. If a primary power failure is detected, the device

automatically switches to a backup supply. A lithium
coin-cell battery can be connected to the V

BAT

input

pin on the DS12885 to maintain time and date operation
when primary power is absent. The device is accessed
through a multiplexed byte-wide interface, which sup-
ports both Intel and Motorola modes.

Applications

Embedded Systems

Utility Meters

Security Systems

Network Hubs, Bridges, and Routers

Features

Drop-In Replacement for IBM AT Computer
Clock/Calendar

RTC Counts Seconds, Minutes, Hours, Day, Date,
Month, and Year with Leap Year Compensation
Through 2099

Binary or BCD Time Representation

12-Hour or 24-Hour Clock with AM and PM in 
12-Hour Mode

Daylight Saving Time Option

Selectable Intel or Motorola Bus Timing

Interfaced with Software as 128 RAM Locations

14 Bytes of Clock and Control Registers

114 Bytes of General-Purpose, Battery-Backed
RAM (113 Bytes in the DS12C887 and
DS12C887A)

RAM Clear Function (DS12885, DS12887A, and
DS12C887A)

Interrupt Output with Three Independently
Maskable Interrupt Flags

Time-of-Day Alarm Once Per Second to Once 
Per Day

Periodic Rates from 122μs to 500ms

End-of-Clock Update Cycle Flag

Programmable Square-Wave Output

Automatic Power-Fail Detect and Switch Circuitry

Optional 28-Pin PLCC Surface Mount Package or
32-Pin TQFP (DS12885)

Optional Encapsulated DIP (EDIP) Package with
Integrated Crystal and Battery (DS12887,
DS12887A, DS12C887, DS12C887A)

Optional Industrial Temperature Range Available

Underwriters Laboratory (UL) Recognized

DS12885/DS12887/DS12887A/DS12C887/DS12C887A

Real-Time Clock

______________________________________________

Maxim Integrated Products

1

DS12885

DS83C520

R/W

AS

GND

X2

X1

V

CC

V

CC

CRYSTAL

DS

V

BAT

AD(0–7)

SQW

RESET

IRQ

RCLR

CS

MOT

Typical Operating Circuit

Rev 3; 2/07

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

Pin Configurations and Ordering Information appear at end of data sheet.

Содержание Maxim DS12885

Страница 1: ...AT Computer Clock Calendar RTC Counts Seconds Minutes Hours Day Date Month and Year with Leap Year Compensation Through 2099 Binary or BCD Time Representation 12 Hour or 24 Hour Clock with AM and PM i...

Страница 2: ...densing 0 C to 70 C Operating Temperature Range Industrial noncondensing 40 C to 85 C Storage Temperature Range 55 C to 125 C Soldering Temperature See IPC JEDEC J STD 020 Specification Note 1 Solderi...

Страница 3: ...ITS Cycle Time tCYC 385 DC ns Pulse Width DS Low or R W High PWEL 150 ns Pulse Width DS High or R W Low PWEH 125 ns Input Rise and Fall tR tF 30 ns R W Hold Time tRWH 10 ns R W Setup Time Before DS E...

Страница 4: ...________________________________ PWASH PWEL tASED tCYC tRWS tCS tRWH tCH PWEH tASD AD0 AD7 READ CS R W AS DS AD0 AD7 WRITE tDHW tDHR tDDR tAHL tASL tDSW Motorola Bus Read Write Timing Intel Bus Write...

Страница 5: ...__________________ 5 tCS tAHL tASL tCYC PWASH PWEL PWEH CS R W AS DS AD0 AD7 tASD tASD tASED tDDR tDHR tCH Intel Bus Read Timing tRWL tIRR tIRDS DS RESET IRQ IRQ Release Delay Timing OUTPUTS INPUTS HI...

Страница 6: ...mum and VIH minimum Input Pulse Rise and Fall Times 5ns WARNING Negative undershoots below 0 3V while the part is in battery backed mode may cause loss of data Note 1 RTC modules can be successfully p...

Страница 7: ...32768 60 32768 70 32768 00 4 5 5 5 IBAT1 vs VBAT vs TEMPERATURE DS12885 toc01 VBAT V I BAT nA 3 8 2 8 3 0 3 3 3 5 200 300 250 150 2 5 4 0 VCC 0V 85 C 25 C 0 C 40 C 70 C 40 C POWER CONTROL GND OSC BUS...

Страница 8: ...S transitions high in the case of Intel timing 12 16 12 15 20 12 17 GND Ground 13 13 16 13 CS Active Low Chip Select Input The chip select signal must be asserted low for a bus cycle in the device to...

Страница 9: ...tive Low Reset Input The RESET pin has no effect on the clock calendar or RAM On power up the RESET pin can be held low for a time to allow the power supply to stabilize The amount of time that RESET...

Страница 10: ...attery directly to the VBAT pin Diodes in series between the VBAT pin and the battery may prevent proper operation UL recognized to ensure against reverse charging when used with a lithium battery 21...

Страница 11: ...uit does not require any external resistors or capacitors to operate Table 1 specifies several crys tal parameters for the external crystal Figure 1 shows a functional schematic of the oscillator circ...

Страница 12: ...bytes can be either binary or binary coded decimal BCD format The day of week register increments at midnight incre menting from 1 through 7 The day of week register is used by the daylight saving fu...

Страница 13: ...or read except for the following 1 Registers C and D are read only 2 Bit 7 of register A is read only 3 The MSB of the seconds byte is read only Table 2A Time Calendar and Alarm Data Modes BCD Mode DM...

Страница 14: ...0 0 Day Day 01 07 07H 0 0 0 Date Date 01 1F 08H 0 0 0 0 Month Month 01 0C 09H 0 Year Year 00 63 0AH UIP DV2 DV1 DV0 RS3 RS2 RS1 RS0 Control 0BH SET PIE AIE UIE SQWE DM 24 12 DSE Control 0CH IRQF PF A...

Страница 15: ...ime A pattern of 11x enables the oscillator but holds the countdown chain in reset The next update occurs at 500ms after a pattern of 010 is written to DV0 DV1 and DV2 Bits 3 to 0 Rate Selector RS3 RS...

Страница 16: ...te end flag UF bit in Register C to assert IRQ The RESET pin going low or the SET bit going high clears the UIE bit The internal functions of the device do not affect the UIE bit but is cleared to 0 o...

Страница 17: ...in goes low and a 1 appears in the IRQF bit This bit can be cleared by reading Register C or with a RESET Bit 5 Update Ended Interrupt Flag UF This bit is set after each update cycle When the UIE bit...

Страница 18: ...at are set high are cleared when read and new interrupts that are pending during the read cycle are held until after the cycle is completed One two or three bits can be set when reading Register C Eac...

Страница 19: ...s read on the UIP bit the user has at least 244 s before the time calendar data is changed Therefore the user should avoid interrupt service rou tines that would cause the time needed to read valid ti...

Страница 20: ...C N C MOT N C IRQ RESET DS AD4 AD3 AD2 AD1 N C R W AS CS FOR THE DS12887A DS12C887A NOTE THE DS12887A AND DS12C887A CANNOT BE STORED OR SHIPPED IN CONDUCTIVE MATERIAL THAT WILL GIVE A CONTINUITY PATH...

Страница 21: ...DS12885QN 40 C to 85 C 28 PLCC DS12885Q DS12885QN 40 C to 85 C 28 PLCC DS12885Q DS12885Q T R 0 C to 70 C 28 PLCC DS12885Q DS12885Q T R 0 C to 70 C 28 PLCC DS12885Q DS12885QN T R 40 C to 85 C 28 PLCC...

Страница 22: ...trademark of Dallas Semiconductor Corporation Quijano Revision History Rev 0 6 05 Initial release of combined data sheet Rev 1 4 06 Corrected Intel Bus Write Timing diagram page 4 Intel Bus Read Timin...

Отзывы: