![Daewoo CB61X-LX Скачать руководство пользователя страница 20](http://html.mh-extra.com/html/daewoo/cb61x-lx/cb61x-lx_user-manual_498221020.webp)
Built-In BIOS Setup Program
ROM
BIOS
FEATURES SETUP
AWARD SOFTWARE, INC.
Configuration
: Enabled
DRAM Speed Selection
:
MA wait State
: Slow
To
Delay : 3
Precharge Time : 3
DRAM Read Burst
:x333
EDODRAM
:
DRAM
Select :
CPU-To-PC1 IDE Posting
: Enabled
DRAM Read Around Write : Enabled
Burst Write Combining
: Enabled
Pipeline
: Enabled
System BIOS Cacheable
: Enabled
Video BIOS Cacheable
:
8 Bit
Recovery Time
16 Bit
Recovery Time
: 1
Memory Hole At
: Disable
Passive Release
: Disable
Delayed Transaction
: Disable
I
I
I
I
d
d
d
AGP Aperture
: 256
Delay : Slow
SDRAMRAS
Slow
SDRAM CAS latency Time : 3
CPU Warning Temperature : Enabled
Current CPU Temperature :
ESC : Quit
: Select
: Help
: Old Values
: Color
F6 : Load BIOS Defaults
F7 : Load Setup Defaults
Figure 3 -4
Features Setup Menu
Auto Configuration Loads the default values, if “Enabled” (default),
for the following DRAM and cache options. Otherwise, “Disabled”
allows you to program each option as required.
-Enabled (default)
- D i s a b l e d
ii
User’s
Built-h BIOS Setup Program
, , , The following items
are controlled by Auto Configuration
when users select “Enabled”. For this reason, their default
values will be changed by the speed of CPU.
items are.
“DRAM Speed Selection”, “MA Wait State”,
To
Delay”,
Precharge Time”,
DRAM Read Bunt” and
DRAM Write Burst”.
DRAM Speed Selection Configures the DRAM read/write speed for
the maximum performance. The available options are :
MA Wait State select FAST or SLOW Memory Address bus timing.
The available options are :
Fast
To
Delay-sets the delay in assertion of
from
assertion of
in 66 MHz clocks. The available options
- 2
Precharge Time -DRAM must continually be
refreshed o&t
will lose its data.
is refreshed entirely as
the result of
a single request. This option allows you to determine
the number of
CPU clocks allocated for the Row Address Strobe
to accumulate its
charge
before
the
DRAM is
refreshed.
If insufficient time is allowed,
refresh may
be incomplete and date lost. The available options are :
3 (default)
- 4
DRAM Read Bunt -Determines
the
timing for burst read to the
cache. If your DRAM type is
DRAM, we suggest you select
timing to get a better performance.