(4) Pin Description
PIN
PIN NAME
DESCRIPTION
1
AUD_CL_OUT
Audio clock output
2
CW_CL
Pay-TV control clock
3
CW_DA
Pay-TV control data
4
D_CTR_OUT1
Digital control output 1
5
D_CRT_OUT0
Digital control output 0
6
ADR_SEL
Control bus address select
7
STANDBYQ
Standby (low-active)
8
D_CTR_IN 0
For future use
9
I
2
C_CL
I
2
C clock
10
I
2
C_DA
I
2
C clock
11
I
2
S_CL
I
2
S clock
12
I
2
S_WS
I
2
S wordstrobe
13
I
2
S_DA_OUT
I
2
S data output
14
I
2
S_DA_IN
I
2
S data input
15
S_DA_IN
SBUS data input
16
S_ID
SBUS ident
17
S_CL
SBUS clock
18
DVSUP
Digital power 5V
19
DVSS
Digital ground
20
S_DA_OUT
SBUS data output (FM/NICAM-test)
21
FRAME
NBUS frame
22
N_CL
NBUS clock
23
N_DA
NBUS data
24
RESETQ
Power-on-reset
25
DACA_R
Analog output AUX, right
26
DACA_L
Analog output AUX, left
27
VREF2
Reference ground2 high voltage part
28
DACM_R
Analog output MAIN, right
29
DACM_L
Analog output MAIN, left
30
TESTIO2
Test pin 2
31
C_DACS_R
SCART output capacitor to ground
32
C_DACS_L
SCART output capacitor to ground
33
SC2_OUT_R
SCART output2, right
34
SC2_OUT_L
SCART output2, left
35
VREF1
Reference ground1 high voltage part
36
SC1_OUT_R
SCART output, right
37
SC1_OUT_L
SCART output, left
38
CAPL_A
Volume capacitor AUX
39
AHVSUP
Analog power supply 8V
40
CAPL_M
Volume capacitor MAIN
3
6
Содержание 2898ST
Страница 1: ...Service Manual 66 Cm STEREO Colour Television CHASSIS CP 775 MODEL 2898ST ...
Страница 5: ......
Страница 6: ......
Страница 7: ......
Страница 8: ......
Страница 9: ......
Страница 10: ......
Страница 11: ......
Страница 19: ...19 3 Block Diagram ...
Страница 71: ...71 CP 775 CHASSIS SCHEMATIC DIAGRAM ...
Страница 72: ...72 WAVE FORMS ...