Cypress S6J3200 Series, Руководство пользователя

Страница: 747 / 1355

CHAPTER 21:Ethernet MAC
746 S6J3200 Series Hardware Manual Document Number: 002-04852 Rev. *G
4.90.
IEEE 1588 Timer Nanoseconds Register
(ETHERNETn_tsu_timer_nsec)
Description of IEEE 1588 Timer Nanoseconds register is shown.
REGISTER_NAME ETHERNETn_tsu_timer_nsec
OFFSET 0x1D4
ACCESS_SIZE W
MULTIPLE
NUMERIC_TYPE
OTHER
BIT_OFFSET 31 30 29 28 27 26 25 24
BIT_NAME Reserved timer[29:24]
ACCESS_TYPE R0,WX R/W
PROT_TYPE Wp
INITIAL_VALUE 0x0 0x00
BIT_OFFSET 23 22 21 20 19 18 17 16
BIT_NAME timer[23:16]
ACCESS_TYPE R/W
PROT_TYPE Wp
INITIAL_VALUE 0x00
BIT_OFFSET 15 14 13 12 11 10 9 8
BIT_NAME timer[15:8]
ACCESS_TYPE R/W
PROT_TYPE Wp
INITIAL_VALUE 0x00
BIT_OFFSET 7 6 5 4 3 2 1 0
BIT_NAME timer[7:0]
ACCESS_TYPE R/W
PROT_TYPE Wp
INITIAL_VALUE 0x00
[bit31:30] Reserved
Always read "0". Writing has no effect.
[bit29:0] timer: IEEE 1588 Timer nanoseconds
This register is writeable. It can also be adjusted by writes to the IEEE 1588 Timer Adjust register. It
increments by the value of the IEEE 1588 Timer Increment register each clock cycle (if this register is
close to zero and a write to the IEEE 1588 Timer Adjust register causes a decrement the seconds
register will be decremented if necessary and the nanoseconds register will roll back to
9999999xx(dec)).