![Cypress PSoC CY8C23533 Скачать руководство пользователя страница 138](http://html1.mh-extra.com/html/cypress/psoc-cy8c23533/psoc-cy8c23533_technical-reference-manual_2706366138.webp)
74
Document # 001-20559 Rev. *D
x,71h
13.2.26
ACBxxCR0
Analog Continuous Time Type B Block Control Register 0
This register is one of four registers used to configure a type B continuous time PSoC block.
The register naming convention for arrays of PSoC blocks and their registers is <Prefix>mn<Suffix>, where m=row index,
n=column index; therefore, ACB01CR0 is a register for an analog PSoC block in row 0 column 1. For additional information,
refer to the
“Register Definitions” on page 251
in the Continuous Time Block chapter.
7:4
RTapMux[3:0]
Encoding for selecting one of 18 resistor taps. The four bits of RTapMux[3:0] allow selection of 16
taps. The two additional
selections are provided using ACBxxCR3 bit 0, EXGAIN. The EXGAIN
bit only affects the RTapMux values 0h and 1h.
RTap
EXGAIN
Rf
Ri
Loss
Gain
0h
1
47
1
0.0208
48.000
1h
1
46
2
0.0417
24.000
0h
0
45
3
0.0625
16.000
1h
0
42
6
0.1250
8.000
2h
0
39
9
0.1875
5.333
3h
0
36
12
0.2500
4.000
4h
0
33
15
0.3125
3.200
5h
0
30
18
0.3750
2.667
6h
0
27
21
0.4375
2.286
7h
0
24
24
0.5000
2.000
8h
0
21
27
0.5625
1.778
9h
0
18
30
0.6250
1.600
Ah 0
15
33
0.6875
1.455
Bh
0
12
36
0.7500
1.333
Ch
0
9
39
0.8125
1.231
Dh
0
6
42
0.8750
1.143
Eh
0
3
45
0.9375
1.067
Fh
0
0
48
1.0000
1.000
3
Gain
Select gain or loss configuration for output tap.
0
Loss.
1
Gain.
2
RTopMux
Encoding for feedback resistor select.
0
Rtop to Vdd.
1
Rtop to opamp’s output.
(continued on next page)
Individual Register Names and Addresses:
x,71h
ACB00CR0 : x,71h
ACB01CR0 : x,75h
7
6
5
4
3
2
1
0
Access : POR
RW : 0
RW : 0
RW : 0
RW : 0
Bit Name
RTapMux[3:0]
Gain
RTopMux
RBotMux[1:0]
Bits
Name
Description
Содержание PSoC CY8C23533
Страница 4: ...Contents Overview 4 Document 001 20559 Rev D Section G Glossary 385 Index 401 ...
Страница 16: ...Contents Overview 16 Document 001 20559 Rev D ...
Страница 24: ...24 Document 001 20559 Rev D Section A Overview ...
Страница 30: ...30 Document 001 20559 Rev D Pin Information ...
Страница 54: ...54 Document 001 20559 Rev D Supervisory ROM SROM ...
Страница 60: ...60 Document 001 20559 Rev D RAM Paging ...
Страница 68: ...68 Document 001 20559 Rev D Interrupt Controller ...
Страница 76: ...12 Document 001 20559 Rev D General Purpose IO GPIO ...
Страница 82: ...18 Document 001 20559 Rev D Internal Main Oscillator IMO ...
Страница 84: ...20 Document 001 20559 Rev D Internal Low Speed Oscillator ILO ...
Страница 90: ...26 Document 001 20559 Rev D External Crystal Oscillator ECO ...
Страница 94: ...30 Document 001 20559 Rev D Phase Locked Loop PLL ...
Страница 106: ...42 Document 001 20559 Rev D Sleep and Watchdog ...
Страница 228: ...164 Document 001 20559 Rev D Section D Digital System ...
Страница 234: ...170 Document 001 20559 Rev D Array Digital Interconnect ADI ...
Страница 278: ...214 Document 001 20559 Rev D Digital Blocks ...
Страница 296: ...232 Document 001 20559 Rev D Analog Interface ...
Страница 304: ...240 Document 001 20559 Rev D Analog Array ...
Страница 308: ...244 Document 001 20559 Rev D Analog Input Configuration ...
Страница 312: ...248 Document 001 20559 Rev D Analog Reference ...
Страница 338: ...274 Document 001 20559 Rev D Section F System Resources ...
Страница 354: ...290 Document 001 20559 Rev D Multiply Accumulate MAC ...
Страница 374: ...310 Document 001 20559 Rev D I2C ...
Страница 400: ...336 Document 001 20559 Rev D Section G Glossary ...