
CY8CKIT-043 PSoC® 4 M-Series Prototyping Kit Guide, Doc. #: 001-97606 Rev. **
23
Hardware
4.2.2
KitProg Board
PSoC 5LP on the KitProg board is used to program and debug the target PSoC 4 device. The
KitProg PSoC 5LP connects to the USB port of the computer through the PCB USB connector and to
the SWD interface of the target PSoC 4 device. See the
for additional details
and functions provided by the KitProg.
Figure 4-3. Schematic of PSoC 5LP (KitProg)
p
5(MSB)
P3
P3.3
Floating
G
GND read as binary
floating pin is rea
Place Near PSoC 5LP
V
DDD
VCCA
KP_
D
P
KP_
D
M
KP_
D
M
_
P
KP_
D
P_
P
KP_P0_0
KP_P0_1
KP_P12_0
KP_P12_1
K
P
_P
12_6
KP_
VD
D
IO
2
KP_
VD
D
IO
0
VSSD
K
P
_P
12_7
KP_P12_2
KP_P2_6
KP_P2_7
KP_P12_4
KP_P3_6
KP_VDDIO3
VSSD
KP_P12_3
KP_
P3
_
0
KP_
P3
_
4
KP_
P3
_
5
K
P
_P
1_7
K
P
_P
1_6
KP_
P3
_
1
KP_
VC
C
D
KP_P12_5
KP_
P0
_
4
KP_
VC
C
D
KP_
P0
_
7
KP_
P0
_
5
KP_
P0
_
6
V
DDD
KP_VDDIO1
VDDA
KP_P1_6
KP_P1_7
VSSD
KP_P0_3
KP_P0_2
VSSD
KP_XRES
KP_XRES
VTARG
VBUS
R10
R2
15K
0603
R4
22E
K
Load
R12
0603
R5
22E
U1
CY8C5868LTI-LP039 QFN68
P2_6
1
P2_7
2
P12_4 I2C0_SCL, SIO
3
P12_5 I2C0_SDA, SIO
4
VSSB
5
IND
6
VBOOST
7
VBAT
8
VSSD
9
XRES
10
P1_0
11
P1_1
12
P1_2
13
P1_3
14
P1_4
15
P1_5
16
VDDIO1
17
P
1_6
18
P
1_7
19
P
12_6_S
IO
20
P
12_7_S
IO
21
P
15_6 D
P
22
P
15_7 D
M
23
V
DDD
24
VSSD
25
V
CCD
26
P
15_0
27
P
15_1
28
P
3_0
29
P
3_1
30
P
3_2
31
P
3_3
32
P
3_4
33
P
3_5
34
VDDIO3
35
V
DDIO
0
52
P0_3
51
P0_2
50
P0_1
49
P0_0
48
SIO_P12_3
47
SIO_P12_2
46
VSSD
45
VDDA
44
VSSA
43
VCCA
42
P15_3
41
P15_2
40
SIO, I2C1_SDA P12_1
39
SIO, I2C1_SCL P12_0
38
P3_7
37
P3_6
36
P
2_4
66
P
2_3
65
P
2_2
64
P
2_1
63
P
2_0
62
P
15_5
61
P
15_4
60
V
DDD
59
VSSD
58
V
CCD
57
P
0_7
56
P
0_6
55
P
0_5
54
P
0_4
53
V
DDIO
2
67
P
2_5
68
EPAD
69
R3
15K