background image

Document #: 38-07189 Rev. *C

Revised September 16, 2008

Page 12 of 12

Pentium is a registered trademark of Intel Corporation. CyClocks is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document are trademarks
of their respective holders.

CY2291

© Cypress Semiconductor Corporation, 2001-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of
any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for
medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems
application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. 

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress. 

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges. 

Use may be limited by and subject to the applicable Cypress software license agreement. 

Document History Page 

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at 

cypress.com/sales.

Products

PSoC

psoc.cypress.com

Clocks & Buffers

clocks.cypress.com

Wireless

wireless.cypress.com

Memories

memory.cypress.com

Image Sensors

image.cypress.com

PSoC Solutions

General

psoc.cypress.com/solutions

Low Power/Low Voltage

psoc.cypress.com/low-power

Precision Analog 

psoc.cypress.com/precision-analog

LCD Drive

psoc.cypress.com/lcd-drive

CAN 2.0b

psoc.cypress.com/can

USB

psoc.cypress.com/usb

Document Title: CY2291 Three-PLL General Purpose EPROM Programmable Clock Generator
Document Number: 38-07189

REV.

ECN

Orig. of 

Change

Submission 

Date

Description of Change

**

110321

SZV

10/28/01

Change from Spec number: 38-00410 to 38-07189

*A

121836

RBI

12/14/02

Power up requirements added to Operating Conditions Information

*B

276756

RGL

10/18/04

Added Lead Free Devices

*C

2565316

AESA/KVM

09/16/08

Updated template. Added Note “Not recommended for new designs.”
Removed part number CY2291F, CY2291FT, CY2291SC-XXX, 
CY2291SC-XXXT, CY2291SI-XXX, CY2291SI-XXXT, CY2291SL-XXX, 
CY2291SL-XXXT, CY2291FIT, CY2291SXI-XXX, CY2291SXI-XXXT, 
CY2291FXI and CY2291FXIT. Changed CyClocks reference to include 
CyberClocks. Changed Lead-Free to Pb-Free.
Updated Package diagram 51-85024 *B to 51-85024 *C.

[+] Feedback 

Содержание CY2291

Страница 1: ...d on CPUCLK output Enables application compatibility Industry standard packaging saves on board space Part Number Outputs Input Frequency Range Output Frequency Range Specifics CY2291 8 10 MHz 25 MHz...

Страница 2: ...select input bit 2 Optionally enables suspend feature when LOW 3 SHUTDOWN OE 18 Places outputs in three state 4 condition and shuts down chip when LOW Optionally only places outputs in three state 4...

Страница 3: ...izable set of outputs and or PLLs when LOW All PLLs and any of the outputs except 32K can be shut off in nearly any combination The only limitation is that if a PLL is shut off all outputs derived fro...

Страница 4: ...8 kHz HIGH Level Output Voltage IOH 0 5 mA VBATT 0 5 V VOL 32 32 768 kHz LOW Level Output Voltage IOL 0 5 mA 0 4 V VIH HIGH Level Input Voltage 9 Except crystal pins 2 0 V VIL LOW Level Input Voltage...

Страница 5: ...0V Parameter Description Conditions Min Typ Max Unit VOH HIGH Level Output Voltage IOH 4 0 mA 2 4 V VOL LOW Level Output Voltage IOL 4 0 mA 0 4 V VOH 32 32 768 kHz HIGH Level Output Voltage IOH 0 5 mA...

Страница 6: ...to enter three state mode after SHUTDOWN OE goes LOW 10 15 ns t6 Output Enable Time Time for output to leave three state mode after SHUTDOWN OE goes HIGH 10 15 ns t7 Skew Skew delay between any ident...

Страница 7: ...fter SHUTDOWN OE goes LOW 10 15 ns t6 Output Enable Time Time for output to leave three state mode after SHUTDOWN OE goes HIGH 10 15 ns t7 Skew Skew delay between any identical or related outputs 3 12...

Страница 8: ...o peak period jitter t9A Max t9A min of clock period fOUT 4 MHz 0 5 1 t9B Clock Jitter 14 Peak to peak period jitter t9B Max t9B min 4 MHz fOUT 16 MHz 0 7 1 ns t9C Clock Jitter 14 Peak to peak period...

Страница 9: ...C Clock Jitter 14 Peak to peak period jitter 16 MHz fOUT 50 MHz 400 500 ps t9D Clock Jitter 14 Peak to peak period jitter fOUT 50 MHz 250 350 ps t10A Lock Time for CPLL Lock Time from Power Up 25 50 m...

Страница 10: ...Pb Free CY2291SXC XXX 20 Pin SOIC Commercial 5 0V CY2291SXC XXXT 20 Pin SOIC Tape and Reel Commercial 5 0V CY2291SXL XXX 20 Pin SOIC Commercial 3 3V CY2291SXL XXXT 20 Pin SOIC Tape and Reel Commercia...

Страница 11: ...CY2291 Document 38 07189 Rev C Page 11 of 12 Package Diagram Figure 6 20 Pin 300 MIL SOIC Package Outline 51 85024 C Feedback...

Страница 12: ...R IMPLIED WITH REGARD TO THIS MATERIAL INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE Cypress reserves the right to make changes without fu...

Отзывы: