Page 25
Studio Reference
IIIII
&
II
II
II
II
II
Professional Studio Amplifiers
Fig. 5.1 Circuit Block Diagram
FAULT
ONLY ONE CHANNEL SHOWN
NPN HI
OUTPUT
STAGE
NPN L
O
W
OUTPUT
STAGE
PNP L
O
W
OUTPUT
STAGE
PNP HI
OUTPUT
STAGE
+
OUTPUT
+Vcc
–Vcc
TRANSLATOR
LV
A
LV
A
+Vcc
–Vcc
BIAS
CURRENT
LIMIT
TRANSLATOR
BALANCE
INPUT STAGE
P.I.P.
BALANCED
INPUTS
1/4" PHONE
XLR
VARIABLE
GAIN STAGE
ERROR
AMP
DISPLAY
BIAS
BRIDGE
BALANCE
+Vcc
–Vcc
POWER
SUPPLY
CONTROL
DC
/L
F
TIMER
POWER
+Vcc
–Vcc
ODEP
A
B
A
(ODEP)
B
(ODEP)
SUPPL
Y
D
E
(DISPLAY)
D
C
(DISPLAY)
E
HS
TEMP
C
(ODEP)
+24
–24
ENABLE
OVER
VOLTAGE
