- 8 -
- 8 -
- 8 -
- 8 -
- 8 -
DB538RMP
DB538RMP
DB538RMP
DB538RMP
DB538RMP
S5L9276 051-6398-00
MP3 Decoder
Outward Form
64 pins, plastic QFP
1
VDD
-
Digital Power
2
XI
I
X’tal Oscillator input (16.9344MHz)
3
XO
O X’tal Oscillator output
4
XOUT
O Buffered Output of XO
5
CLK
I
System Clock input
6
RESETB
I
System Reset Active LOW
7
PLL0 VDDA
-
Analog Power for PLL0
8
PLL0 VSSA
-
Analog GND for PLL0
9
PLL0 VBBA
-
Analog GND for PLL0
10
FILTER_0
O External Capacitor port for PLL0
11
PLL1 VDDA
-
Analog Power for PLL1
12
PLL1 VSSA
-
Analog GND for PLL1
13
PLL1 VBBA
-
Analog GND for PLL1
14
FILTER_1
O External Audio Clock source
15
PLL_BYPASS
-
NC
16
VSS
-
Digital GND
17
VDD
-
Digital Power
18
ACLK ET
I
External Audio Clock source
19
CD CLK
O Clock Output for CD DSP IC
20
CD DATA
I
Data from CD DSP IC
21
CD LRCK
I
LRCK from CD DSP IC
22
CD BCK
I
BCK from CD DSP IC
23
CD C2PO
I
C2PO from CD DSP IC
24
ACLK
O Audio clock to DAC clock input
25
BCLK
O BCLK to DAC
26
LRCK
O LRCK to DAC
27
ADAT
O Data to DAC
28
EMP
-
NC
29
ETYPE
-
NC
30
A11
O Address Output11 for DRAM
31
A10
O Address Output10 for DRAM
32
VSS
-
Digital GND
33
VDD
-
Digital Power
34
MCU_CLK
-
NC
35
MDAT
I
Data input pin
36
MCK
I
Micom Clock pin
37
MLAT
I
Data Latch input pin
38
MDOUT
O Data from CD-MP3 to MCU
39
MINT
O Interrupt output to MCU
40
SCAN_EN
-
NC
41
TEST2
-
GND
42
TEST1
-
GND
43
TEST0
-
GND
44
DDAT0
B Data0 BUS for External DRAM
45
DDAT1
B Data1 BUS for External DRAM
46
WEB
O Write Enable for External DRAM
47
RASB
O Row Address for External DRAM
48
VSS
-
Digital GND
49
VDD
-
Digital Power
50
DDAT2
B Data2 BUS for External DRAM
51
DDAT3
B Data3 BUS for External DRAM
Terminal Description
52
CASB
O Column Address for External
DRAM
53
DA08
O Address Output8 for DRAM
54
DA07
O Address Output7 for DRAM
55
DA06
O Address Output6 for DRAM
56
DA05
O Address Output5 for DRAM
57
DA04
O Address Output4 for DRAM
58
DA09
O Address Output9 for DRAM
59
DA00
O Address Output0 for DRAM
60
DA01
O Address Output1 for DRAM
61
DA02
O Address Output2 for DRAM
62
DA03
O Address Output3 for DRAM
63
OEB
-
GND
64
VSS
-
Digital GND
Pin No PIN NAME
I/O DESCRIPTION
Pin No PIN NAME
I/O DESCRIPTION
Содержание DB538RMP
Страница 4: ... 4 4 4 4 4 DB538RMP DB538RMP DB538RMP DB538RMP DB538RMP MAIN UNIT SECTION ...
Страница 11: ... 11 11 11 11 11 DB538RMP DB538RMP DB538RMP DB538RMP DB538RMP EXPLODED VIEW PART LIST Main Section DCP Section ...
Страница 20: ... 20 20 20 20 20 DB538RMP DB538RMP DB538RMP DB538RMP DB538RMP See from the BOTTOM SIDE ...
Страница 23: ...CIRCUIT DIAGRAM 2 2 Main PWB Switch Section B2 ...
Страница 24: ...CIRCUIT DIAGRAM OF THE CD MECHANISM CD PWB B3 Section ...
Страница 25: ...CIRCUIT DIAGRAM OF THE CD MECHANISM CD PWB B3 Section ...