AXIOMTEK SBC817, Руководство пользователя

Страница: 41 / 66

SBC81700 VIA V4 SBC User’s Manual
Phoenix-Award BIOS Utility
35
z DRAM Clock/Drive Control
Scroll to this item and press <Enter> to view the sub menu DRAM
Clock/Drive Control.
¾ Current FSB/DRAM Frequency
Those two items are read-only to show the current FSB and
DRAM.
¾ DRAM Clock
Use this item to adjust memory speed. Option By SPD
(Serial Detect Presence) makes it possible to do an
automatic selection.
¾ DRAM Timing
Use this item to increase the timing of the memory. This is
related to the cooling of memory.
¾ SDRAM CAS Latency
When synchronous DRAM is installed, the DRAM timing
determines the CAS latency’s clock cycles. It is strongly
recommended to keep this item at default value specified by
the system designer.
¾ Bank Interleave
Select 2-Bank or 4-Bank interleave for 64-Mb SDRAM.