AXIOMTEK IMB202 Series, Руководство пользователя

Страница: 45 / 90

IMB202 LGA775 ATX Board User’s Manual
Phoenix-Award BIOS Utility
39
5.7 Advanced Chipset Features
This section contains completely optimized chipset’s features on the
board that you are strongly recommended to leave all items on this
page at their default values unless you are very familiar with the
technical specifications of your system hardware.
z
DRAM Timing By SPD
Use this item to enable or disable the SDRAM timing, which can be
defined by Serial Presence Detect.
z
CAS Latency Time
You can select CAS latency time to “HCLKs 2“, “3“, or “Auto“. The
board designer should have set up these values in accordance
with the installed DRAM. Do not change these values unless you
have to change the specifications of the installed DRAM or CPU.
z
DRAM RAS# to CAS# Delay
When DRAM is refreshed, both rows and columns are addressed
separately. This field lets you insert a timing delay between the