![Atmel SAM4C32-EK Скачать руководство пользователя страница 37](http://html1.mh-extra.com/html/atmel/sam4c32-ek/sam4c32-ek_user-manual_3003491037.webp)
SAM4C32-EK [USER GUIDE]
Atmel-11253A-ATARM-SAM4C32-EK-UserGuide_17-Sep-14
37
Figure 5-3.
SAM4C32-EK Schematic (Page 3 of 7)
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
A
T
M
E
L
Cortex-M
4 Processor
SA
M
4
C32CA
-A
U
LQ
FP100
LQ
FP100 SO
CKET
(E
R
A
S
E
)
(A
na
log i
nput
)
R1.R2 should close to SAM4C.
Decouple Cap should close to SAM4C.
+3V3
+3V
ADVREF
Do Not Populate
Do Not Populate
Do Not Populate
Do Not Populate
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PA8
PA9
PA10
PA11
PA12
PA13
PA14
PA15
PA16
PA17
PA18
PA19
PA20
PA21
PA22
PA23
PA24
PA25
PA26
PA27
PA28
PA29
PB4
PB5
PB6
PB7
PB8
PB9
PB10
PB11
PB12
PB13
PB14
PB15
PB16
PB17
PB18
PB19
PB20
PB21
PB22
PB23
PB24
PB25
PB26
PB27
PB28
PB29
PB30
PB31
PC0
PC1
PC2
PC3
PC4
PC5
PC6
PC7
PC8
PB0
PB1
PB2
PB3
FW
UP
PC9
JTAGSEL
SHDN
TST
NRST
XOUT32
XI
N32
PC5
PB10
PA6
PB25
XI
N
PA23
PC6
PB11
PA7
PB26
PB0
PA24
XOUT
PA8
PB12
PC7
PB27
PA25
PA9
PB13
PB1
PC8
PB28
PA26
PA10
PA0
PB14
PB2
PB29
PA27
PA11
PB15
PB3
PA28
PB30
PA12
PB16
FW
UP
PA29
PA13
PB31
PB17
PC9
PA14
PB4
PC0
PB18
PA15
JTAGSEL
PA1
PB19
PA16
SHDN
PA2
PB20
PA17
PB5
TMP0
PC1
PA3
PA18
PB21
PB6
TST
PC2
PA19
PB7
PB22
NRST
PC3
PA20
PB8
PB23
PA4
XOUT32
PA21
PC4
PB9
PB24
PA5
XI
N32
PA22
XI
N32
XOUT32
PC9
TST
JTAGSEL
XI
N
TMP0
PA31
PA30
XI
N
XOUT
XOUT
XI
N
PA4
VDDI
N
VDDOUT
VDDCORE
VDDPLL
VDDLCD
VDDI
O
VDDBU
VDDREF
VDDI
N
VDDOUT
VDDCORE
VDDPLL
VDDLCD
VDDI
O
VDDBU
VDDREF
VDDI
O
VDDOUT
VDDI
N
VDDI
O
VDDCORE
VDDLCD
VDDBU
VDDI
N
VDDI
N
VDDREF
5V
PA[
0.
.31]
{4
,5
,6
,7
}
PB[
0.
.31]
{5
,6
,7
}
P
C
[0
..9
]
{5
,6
,7
}
NRST
{4
,7
}
SHDN
{4
}
FW
UP
{7
}
TMP0
{7
}
RTC_32
{4
}
REV
DATE
MODIF.
DES.
DAT
E
VER.
SCALE
1/
1
REV.
SHEET
This agreement is our property. Reproduction and pu
blicat
ion without our written authoriza
tion shall e
xpose offender to legal p
roceedings.
A
IN
IT
.
3 7
A
06-
Ja
n-
1
4
JH
RCr
14-
Fe
b-
1
4
SAM4C32-
EK
SAM4C32
REV
DATE
MODIF.
DES.
DAT
E
VER.
SCALE
1/
1
REV.
SHEET
This agreement is our property. Reproduction and pu
blicat
ion without our written authoriza
tion shall e
xpose offender to legal p
roceedings.
A
IN
IT
.
3 7
A
06-
Ja
n-
1
4
JH
RCr
14-
Fe
b-
1
4
SAM4C32-
EK
SAM4C32
REV
DATE
MODIF.
DES.
DAT
E
VER.
SCALE
1/
1
REV.
SHEET
This agreement is our property. Reproduction and pu
blicat
ion without our written authoriza
tion shall e
xpose offender to legal p
roceedings.
A
IN
IT
.
3 7
A
06-
Ja
n-
1
4
JH
RCr
14-
Fe
b-
1
4
SAM4C32-
EK
SAM4C32
JP1
R8
2.
2R
C6
2.
2uF
C7
100nF
C8
100nF
D1
LM4040AI
M3X-
3.
0/
N
OPB
C25
22uF
C16
100nF
C10
100nF
C9
100nF
R2
0R/
DNP
R7
RC0603JR-
073K3L
C22
2.
2uF
R11
49R9
C20
18pF
R10
0R/
DNP
Y2
8MHz
1
2
3
4
C27
10nF
R4
0R
JP2
C15
100nF
C14
100nF
C11
2.
2uF
+
C26
10uF
J1
SMB
DNP
Y1
32.
768 kHz
C21
10nF
TP3
C3
100nF
C13
10uF
TP1
C2
10uF
C19
18pF
MN2
DNP
PB6
1
PB7
2
PB1
8
3
GND_1
4
PB1
9
5
PB8
6
PB2
2
7
PB3
0
8
PB2
5
9
PB2
4
10
VDDCOR
E_1
11
PB2
9
12
PB9
13
PB1
0
14
PB1
1
15
PB1
2
16
PB1
4
17
PB1
5
18
PA26
19
PA25
20
PA24
21
PA20
22
PA19
23
PA18
24
PA8
25
TD
I/
PB0
26
TCK/
SW
CL
K/
PB3
27
TM
S/
SW
DI
O
/PB2
28
ERASE/
PC9
29
TDO
/TRACESW
O
/PB1
30
PC1
31
PC6
32
VDDIO_
1
33
VDDBU
34
FW
U
P
35
JT
A
G
S
E
L
36
SHDN
37
TST
38
TM
P0
39
XI
N3
2
40
XO
UT3
2
41
GND_2
42
PB4
43
VDDCOR
E_2
44
PB5
45
PC7
46
PC0
47
NRST
48
VDDIO_
2
49
P
A
3
0
/X
OU
T
50
P
A
3
1
/X
IN
51
GND_3
52
VDDPLL
53
PC8
54
PC5
55
PC4
56
PC3
57
PC2
58
PA29
59
PA28
60
PA27
61
PA6
62
VDDCOR
E_3
63
PA3
64
PA21
65
PA22
66
PA23
67
PA9
68
PA10
69
PA11
70
PA13
71
PA14
72
PA15
73
PA16
74
PA17
75
VDDIO_
3
76
ADVREF
77
GND_4
78
PB3
1
/AD5
79
PB2
3
/AD4
80
PB1
3
/AD3
81
PA5/AD2
82
PA4/AD1
83
PA12
/AD0
84
VDDIN
85
VDDOUT
86
PB2
1
87
PB2
0
88
VDDCOR
E_4
89
PA0
90
PB2
7
91
VDDLCD
92
PB2
6
93
PB2
8
94
PB1
6
95
PA1
96
PB1
7
97
PA7
98
VDDIO_
4
99
PA2
100
R9
0R
C17
100nF
R5
0R
R1
0R/
DNP
R6
0R
C4
2.
2uF
L1
56uH
C1
18pF
R3
0R/
DNP
C24
18pF
JP4
C5
100nF
C12
100nF
C23
100nF
C28
100nF
C18
100nF
MN1
PB6
1
PB7
2
PB1
8
3
GND_1
4
PB1
9
5
PB8
6
PB2
2
7
PB3
0
8
PB2
5
9
PB2
4
10
VDDCOR
E_1
11
PB2
9
12
PB9
13
PB1
0
14
PB1
1
15
PB1
2
16
PB1
4
17
PB1
5
18
PA26
19
PA25
20
PA24
21
PA20
22
PA19
23
PA18
24
PA8
25
TD
I/
PB0
26
TCK/
SW
CL
K/
PB3
27
TM
S/
SW
DI
O
/PB2
28
ERASE/
PC9
29
TDO
/TRACESW
O
/PB1
30
PC1
31
PC6
32
VDDIO_
1
33
VDDBU
34
FW
U
P
35
JT
A
G
S
E
L
36
SHDN
37
TST
38
TM
P0
39
XI
N3
2
40
XO
UT3
2
41
GND_2
42
PB4
43
VDDCOR
E_2
44
PB5
45
PC7
46
PC0
47
NRST
48
VDDIO_
2
49
PA3
0
/XO
U
T
50
PA3
1
/XI
N
51
GND_3
52
VDDPLL
53
PC8
54
PC5
55
PC4
56
PC3
57
PC2
58
PA29
59
PA28
60
PA27
61
PA6
62
VDDCOR
E_3
63
PA3
64
PA21
65
PA22
66
PA23
67
PA9
68
PA10
69
PA11
70
PA13
71
PA14
72
PA15
73
PA16
74
PA17
75
VDDIO_
3
76
ADVREF
77
GND_4
78
PB3
1
/A
D5
79
PB2
3
/A
D4
80
PB1
3
/A
D3
81
PA5/AD2
82
PA4/AD1
83
PA12
/AD0
84
VDDIN
85
VDDOUT
86
PB2
1
87
PB2
0
88
VDDCOR
E_4
89
PA0
90
PB2
7
91
VDDLCD
92
PB2
6
93
PB2
8
94
PB1
6
95
PA1
96
PB1
7
97
PA7
98
VDDIO_
4
99
PA2
100
VR1
10K
3
1
2
TP2
JP3
JP5
1
2
3