Atmel ATDH2200E, Руководство пользователя

Страница: 22 / 27

In-System Programming (ISP) Using Atmel’s ATDH2200E Configurator Programming System
3-4 ATDH2200E Programming Kit User Guide
1417E–CNFG–4/05
3.4 Using a
Configurator
with Xilinx
®
FPGAs
Perform the hardware and software setup as described in paragraphs 3.1 and 3.2.
3.4.1 Programming the
Contents of
a *.MCS File to
the AT17 Devices 1. Procedure
➞
Select “/E: Convert, partition, program and verify from a Xilinx file”.
2. Input File
➞
<design>.mcs. Xilinx’s straight hex file is also supported.
3. Output File
➞
Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most
recently used output filename.
4. Options
➞
Default or previous settings are given. You may need to modify
the following:
– EEPROM Density
➞
Select the device density.
– Reset Polarity
➞
Select the reset polarity.
– A2 Bit Level
➞
Select “Specify before each device”
(2)
.
5. Press “Start Procedure”
(1)
.
3.4.2 Converting
a *.MCS File 1. Procedure
➞
Select “/H: Convert a Xilinx file”.
2. Input File
➞
<design>.mcs. Xilinx’s straight hex file is also supported.
3. Output File
➞
Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most
recently used output filename.
4. Press “Start Procedure”.
3.4.3 Reading the
Contents of the
Configurator to
a *.BST File 1. Procedure
➞
Select “/R: Read data from device and save to an Atmel file”.
2. Output File
➞
Defaults to <CPS_INSTALL_DIRECTORY>\out.bst or the most
recently used output filename.
3. Options
➞
Default or previous settings are given. You may need to modify
the following:
– EEPROM Density
➞
Select the device density.
– FPGA Family
➞
Select “AT6K/Other”.
– A2 Bit Level
➞
Select the level that matches the level seen on the A2 pin of
the target device.
4. Press “Start Procedure”
(1)
.
3.4.4 Verifying the Device
against a *.BST File 1. Procedure
➞
Select “/V: Verify device against an Atmel file”.
2. Input File
➞
<design>.bst.
3. Options
➞
Default or previous settings are given. You may need to modify
the following:
– EEPROM Density
➞
Select the device density.
– FPGA Family
➞
Select “AT6K/Other”.
– A2 Bit Level
➞
Select the level that matches the level seen on the A2 pin of
the target device.
4. Press “Start Procedure”
(1)
.
Notes: 1. If CPS is being launched for the first time, the clock calibration dialog will
appear. Press “Yes” to proceed and select “High” for accurate calibration.
2. During programming, you will be asked to select the level that matches the
level seen on the A2 input pin of each target device.