ASROCK Z87 Extreme6, Руководство пользователя

Страница: 88 / 116

81
English
Z 8 7 Extreme
6/ac /
Z 8 7 Extreme
6
DRAM Coniguration
DRAM Tweaker
Fine tune the DRAM settings by leaving marks in checkboxes. Click OK to conirm and
apply your new settings.
CAS# Latency (tCL)
he time between sending a column address to the memory and the beginning of the data
in response.
RAS# to CAS# Delay (tRCD)
he number of clock cycles required between the opening of a row of memory and
accessing columns within it.
Row Precharge Time (tRP)
he number of clock cycles required between the issuing of the precharge command
and opening the next row.
RAS# Active Time (tRAS)
he number of clock cycles required between a bank active command and issuing the
precharge command.