ASROCK H310CM-HDVP/DASH, Руководство пользователя

Страница: 50 / 72

English
45
H310CM-HDVP/DASH
tRCD / tRP
RAS# to CAS# Delay : The number of clock cycles required between the opening of a row
of memory and accessing columns within it.
Row Precharge: The number of clock cycles required between the issuing of the precharge
command and opening the next row.
tRAS
The number of clock cycles required between a bank active command and issuing the
precharge command.
CR
The delay between when a memory chip is selected and when the first active command can
be issued.