ASROCK H310CM-DVS, Руководство пользователя, Страница: 46 / 73

English
41
H310CM-HDV / H310CM-DVS
Conigure the current limit of the GT slice. A lower limit can protect the CPU and
save power, while a higher limit may improve performance.
DRAM Coniguration
DRAM Tweaker
Fine tune the DRAM settings by leaving marks in checkboxes. Click OK to conirm and
apply your new settings.
DRAM Timing Coniguration
DRAM Frequency Clock
Select Auto for optimized settings.
DRAM Frequency
If [Auto] is selected, the motherboard will detect the memory module(s) inserted
and assign the appropriate frequency automatically.
Primary Timing
CAS# Latency (tCL)
he time between sending a column address to the memory and the beginning of the data
in response.
RAS# to CAS# Delay and Row Precharge (tRCDtRP)
RAS# to CAS# Delay : he number of clock cycles required between the opening of
a row of memory and accessing columns within it.
Row Precharge: he number of clock cycles required between the issuing of the
precharge command and opening the next row.
RAS# Active Time (tRAS)
he number of clock cycles required between a bank active command and issuing the
precharge command.
Command Rate (CR)
he delay between when a memory chip is selected and when the irst active command can
be issued.
Secondary Timing
Write Recovery Time (tWR)
he amount of delay that must elapse ater the completion of a valid write operation,
before an active bank can be precharged.