
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
K
K
J
J
I
I
H
H
G
G
F
F
E
E
D
D
C
C
B
B
A
A
ADC/DSP
Section:
Product(s):
DSP.SCHDOC
X8009
4
10
Sheet
Of
PCB#:
Rev#:
Modified:
V02
File:
21-Jun-18
RM5
EML Rev#:
01
Tmp Rev:
V031
3
N
3
0805
2
5
V
C16
MMBT3906LT1
7805
SOT23
Q1
+1V8 SUPPLY
ADAU1701
8318
LQFP-48
R
E
S
E
T
B
5
SE
LF
BO
OT
6
A
D
D
R
0
7
CL
AT
CH
/W
P
2
1
SD
A/
CO
UT
2
2
M
P
0
1
1
M
P
4
8
M
P
9
2
6
M
P
3
2
8
M
P
8
2
7
M
P
6
1
5
M
P
7
1
4
M
P
1
1
1
9
PVDD
3
4
DV
DD
1
3
VDR
IV
E
1
7
DG
ND
1
2
IOV
DD
1
8
A
V
DD
3
6
AG
ND
4
2
AG
ND
3
7
MO
DE
1
3
9
MO
DE
0
3
8
PL
L_
LF
3
5
MCLK
I
3
2
RSVD
30
ADC_RES
3
ADC1
2
ADC0
4
VOUT3
43
VOUT1
45
FILTD
41
AD
D
R
1 /C
D
A
T
A
/W
B
2
0
FILTA
47
SC
L/
CC
LK
2
3
M
P1
1
0
M
P5
9
M
P2
2
9
M
P10
1
6
VOUT0
46
VOUT2
44
CM
40
D
V
D
D
2
4
AG
N
D
1
D
G
N
D
2
5
A
V
D
D
4
8
PG
ND
3
3
OSC
O
3
1
1.8V Reg
Reset/
Mode
Select
8-Bit
Aux
ADC
PLL
28/56-BIT, 50 MHz
AUDIO PROCESSOR CORE
40 ms DELAY MEMORY
CLK
OSC
8-CH
Digital
Input
8-CH
Digital
Output
Input/Output Matrix
GPIO
Control
Interface
and
Selfboot
U2
+3V3_DSP
+3V3_DSP
AGND
AGND
AGND
AGND
AGND
1K0
W100
0805
R3
W
1
0
0
475R0
0805
R2
1206
1
0
V
1
0
U
C7
1206
1
0
V
1
0
U
C20
1206
1
0
V
1
0
U
C11
1206
1
0
V
1
0
U
C14
Right_LO_SENS
1206
1
0
V
1
0
U
C23
W
1
0
0
18K2
0805
R9
AGND
/RESET_DSP
MCLK
LRCLK
BCLK
SPI_MOSI
SPI_MISO
SPI_CLK
SS_DSP
1
0
0
N
0603
1
6
V
C13
1
0
0
N
0603
1
6
V
C12
1
0
0
N
0603
1
6
V
C24
1
0
0
N
0603
1
6
V
C19
1
0
0
N
0603
1
6
V
C10
1
0
0
N
0603
1
6
V
C9
1
0
0
N
0603
1
6
V
C8
1
0
0
N
0603
1
6
V
C6
1
0
0
N
0603
1
6
V
C15
10
1
W11A
10
2
W11B
10
3
W11C
10
4
W11D
10
5
W11E
10
6
W11F
10
7
W11G
10
8
W11H
10
9
W11I
10
10
W11J
USBi header
AGND
+3V3
W
1
2
5
47R
0805
R12
F0805
600R
L2
OSCILLATOR
11.2896
6692
OUT
3
E/D
1
GND
2
Vd
d
4
Q2
AGND
2
2
0
N
1206
5
0
V
C17
+3V3
F0805
600R
L3
1206
1
0
V
1
0
U
C18
AGND
R_HI
L_HI
R_LO
L_LO
Left_LO_SENS
BT_Data
0R0
W125
0805
0R0
W125
0805
W
1
2
5
47R
0805
R8
W
1
2
5
47R
0805
R10
W125
47R
0805
R5
W125
47R
0805
R7
/RESET_DSP
SPI_MISO
SPI_CLK
GND_DSP
IN
PU
T_
BC
LK
IN
PU
T_
LR
CL
K
W125
64K9
0805
R60
W125
64K9
0805
R75