
6
M
M
X
X
4
4
L
L
S
S
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
DDR (Double Data Rated) SDRAM ............................................................................................................................... 85
DIMM (Dual In Line Memory Module) ............................................................................................................................ 86
DMA (Direct Memory Access)........................................................................................................................................ 86
ECC (Error Checking and Correction) ........................................................................................................................... 86
EDO (Extended Data Output) Memory .......................................................................................................................... 86
EEPROM (Electronic Erasable Programmable ROM).................................................................................................... 87
EPROM (Erasable Programmable ROM) ...................................................................................................................... 87
EV6 Bus ........................................................................................................................................................................ 87
FCC DoC (Declaration of Conformity) ........................................................................................................................... 87
FC-PGA (Flip Chip-Pin Grid Array) ................................................................................................................................ 88
Flash ROM .................................................................................................................................................................... 88
FSB (Front Side Bus) Clock .......................................................................................................................................... 88
I
2
C Bus .......................................................................................................................................................................... 88
IEEE 1394 ..................................................................................................................................................................... 89
Parity Bit ....................................................................................................................................................................... 89
PBSRAM (Pipelined Burst SRAM)................................................................................................................................. 89
PC-100 DIMM ............................................................................................................................................................... 90
PC-133 DIMM ............................................................................................................................................................... 90
PC-1600 or PC-2100 DDR DRAM ................................................................................................................................. 90