
UG-1533
Rev. 0 | Page 7 of 31
LINK CONFIGURATION FOR DIFFERENT GAIN
OPTIONS
Multiple link options must be set correctly for appropriate gain
configuration of the
. Table 3 details the different
gain positions for the links of the EV-ADAQ4003PMDZ.
B1
JP2
A1
B2
A2
B1
JP3
A1
B2
A2
20211-
104
Figure 4. Gain = 0.454
B1
JP2
A1
B2
A2
B1
JP3
A1
B2
A2
20211-
105
Figure 5. Gain = 0.9
B1
JP2
A1
B2
A2
B1
JP3
A1
B2
A2
20211-
106
Figure 6. Gain = 1
B1
JP2
A1
B2
A2
B1
JP3
A1
B2
A2
20211-
107
Figure 7. Gain = 1.9
Table 3. The Different Gain Positions Available for the Links of the EV-ADAQ4003PMDZ
Gain
Input Range (V)
Input Signal on Pins
Test Conditions
0.454 ±11
R1K1− and R1K1+
For JP2, tie A1 to A2 and tie B1 to B2, and for JP3, tie A1 to A2 and tie B1 to
B2 (see Figure 4).
0.9
±5.5
R1K1− and R1K1+
For JP2, tie B1 to B2, and for JP3, tie B1 to B2 (see Figure 5).
1
±5
R1K− and R1K+
For JP2, tie A2 to B1, and for JP3, tie A1 to B2 (see Figure 6).
1.9
±2.6
R1K1−, R1K−, R1K1+, and R1K+
For JP2, tie B1 to A2 and B2, and for JP3, tie B2 to A1 and B1 (see Figure 7).