AMD Confidential
User Manual
November 21
st
, 2008
Appendix A
211
Instruction
Supported
Mnemonic
Opcode
Description
SHL
reg/mem16
,1
D1 /4
Shift a 16-bit register or memory
location left 1 bit.
SHL
reg/mem16
,CL
D3 /4
Shift a 16-bit register or memory
location left the number of bits
specified in the CL register.
SHL
reg/mem16
,
imm8
C1 /4
ib
Shift a 16-bit register or memory
location left the number of bits
specified by an 8-bit immediate
value.
SHL
reg/mem32
,1
D1 /4
Shift a 32-bit register or memory
location left 1 bit.
SHL
reg/mem32
,CL
D3 /4
Shift a 32-bit register or memory
location left the number of bits
specified in the CL register.
SHL
reg/mem32
,
imm8
C1 /4
ib
Shift a 32-bit register or memory
location left the number of bits
specified by an 8-bit immediate
value.
SHL
reg/mem64
,1
D1 /4
Shift a 64-bit register or memory
location left 1 bit.
SHL
reg/mem64
,CL
D3 /4
Shift a 64-bit register or memory
location left the number of bits
specified in the CL register.
SHL
reg/mem64
,
imm8
C1 /4
ib
Shift a 64-bit register or memory
location left the number of bits
specified by an 8-bit immediate
value.
SAR
reg/mem8
,1
D0 /7
Shift a signed 8-bit register or
memory operand right 1 bit.
SAR
reg/mem8
,CL
D2 /7
Shift a signed 8-bit register or
memory operand right the number of
bits specified in the CL register.
SAR
reg/mem8
,
imm8
C0 /7
ib
Shift a signed 8-bit register or
memory location right the number of
bits specified by an 8-bit immediate
value.
SAR
reg/mem16
,1
D1 /7
Shift a signed 16-bit register or
memory operand right 1 bit.
SAR
reg/mem16
,CL
D3 /7
Shift a signed 16-bit register or
memory operand right the number of
bits specified in the CL register.
SAR
reg/mem16
,
imm8
C1 /7
ib
Shift a signed 16-bit register or
memory location right the number of
bits specified by an 8-bit immediate
value.
SAR
reg/mem32
,1
D1 /7
Shift a signed 32-bit register or
memory location right 1 bit.
SAR
reg/mem32
,CL
D3 /7
Shift a signed 32-bit register or
memory operand right the number of
bits specified in the CL register.
SAR
reg/mem32
,
imm8
C1 /7
ib
Shift a signed 32-bit register or
memory operand right the number of
bits specified by an 8-bit immediate
value.
SAR
reg/mem64
,1
D1 /7
Shift a signed 64-bit register or
memory operand left 1 bit.
SAR
reg/mem64
,CL
D3 /7
Shift a signed 64-bit register or
memory operand right the number of
bits specified in the CL register.
SAR
reg/mem64
,
imm8
C1 /7
ib
Shift a signed 64-bit register or
memory operand right the number of
bits specified by an 8-bit immediate
value.
SBB AL,
imm8
1C
ib
Subtract an immediate 8-bit value
from the AL register with borrow.
SBB AX,
imm16
1D
iw
Subtract an immediate 16-bit value
from the AX register with borrow.
Содержание SimNow Simulator 4.4.5
Страница 8: ...AMD Confidential User Manual November 21st 2008 viii Contents ...
Страница 12: ...AMD Confidential User Manual November 21st 2008 xii Figures ...
Страница 150: ...AMD Confidential User Manual November 21st 2008 138 Chapter 7 Device Configuration This page is intentionally blank ...
Страница 158: ...AMD Confidential User Manual November 21st 2008 146 Chapter 9 Logging This page is intentionally blank ...
Страница 178: ...AMD Confidential User Manual November 21st 2008 166 Chapter 13 DiskTool This page is intentionally blank ...
Страница 265: ...AMD Confidential User Manual November 21st 2008 Appendix A 253 ...
Страница 266: ...AMD Confidential User Manual November 21st 2008 254 Appendix A This page is intentionally blank ...