akira LCT-37KX1DSTP, Руководство по обслуживанию

Страница: 45 / 65

Multistandard video decoder with adaptive
comb filter and component video input
SAA7117(A)H/V2
SAA7117(A)E/V2
Notes
1. I = input, O = output, P = power, NC = not connected, st = strapping, pu = pull-up, pd = pull-down, od = open-drain.
2. In accordance with the “IEEE1149.1” standard the pads TDI, TMS, TCK and TRST are input pads with an internal
pull-up transistor and TDO is a 3-state output pad.
3. For board design without boundary scan implementation connect the TRST pin to ground.
XPD4 131 A10 I/O MSB3 of expansion port data
V
DDD10
132 C10 P digital supply voltage 10 (core, 1.8 V)
V
SSD10
133 D10 P digital ground 10 (core)
XPD3 134 B9 I/O MSB4 of expansion port data
XPD2 135 A9 I/O MSB5 of expansion port data
V
DDD11
136 C9 P digital supply voltage 11 (peripheral cells, 3.3 V)
V
SSD11
137 D9 P digital ground 11 (peripheral cells)
XPD1 138 B8 I/O MSB6 of expansion port data
XPD0 139 A8 I/O LSB of expansion port data
XRV 140 D8 I/O vertical reference I/O expansion port
XRH 141 C7 I/O horizontal reference I/O expansion port
V
DDD12
142 C8 P digital supply voltage 12 (core, 1.8 V)
XCLK 143 A7 I/O clock I/O expansion port
XDQ 144 B7 I/O data qualifier for expansion port or Source-Select (pixelwise switch
between X-port input/decoder output)
V
SSD12
145 D7 P digital ground 12 (core; connects to substrate)
XRDY 146 A6 O task flag or ready signal from the region and field processing,
I
2
C-controlled
TRST 147 C6 I/pu test reset input (active LOW), for boundary scan test (with internal
pull-up); notes 2, 3 and 4
TCK 148 B6 I/pu test clock for boundary scan test; note 2
TMS 149 D6 I/pu test mode select input for boundary scan test or scan test; note 2
TDO 150 A5 O test data output for boundary scan test; note 2
V
DDD13
151 C5 P digital supply voltage 13 (peripheral cells, 3.3 V)
TDI 152 B5 I/pu test data input for boundary scan test; note 2
V
SSD13
153 D5 P digital ground 13 (peripheral cells)
V
SS(xtal)
154 A4 P ground for crystal oscillator
XTALI 155 B4 I input terminal for 24.576 MHz (32.11 MHz) crystal oscillator or
connection of external oscillator
XTALO 156 A3 O 24.576 MHz (32.11 MHz) crystal oscillator output; do not connect if
clock input of XTALI is used
V
DD(xtal)
157 B3 P supply voltage for crystal oscillator (1.8 V)
XTOUT 158 A2 O crystal oscillator output signal; auxiliary signal
DNC9 159 C3 NC do not connect, reserved for future extensions and for testing
DNC10 160 C4 NC do not connect, reserved for future extensions and for testing
SYMBOL
PIN
TYPE
(1)
DESCRIPTION
QFP160 BGA156