Akai PDP5006H, Руководство по обслуживанию

Страница: 47 / 94

MOS INTEGRATED CIRCUIT
µµµµ
PD64083
THREE-DIMENSIONAL Y/C SEPARATION LSI WITH ON-CHIP MEMORY
Document No. S15849EJ1V0DS00 (1st edition)
Date Published January 2002 NS CP (K)
Printed in Japan
DATA SHEET
2
DESCRIPTION
The
µ
PD64083 realizes a high precision Y/C separation and a noise reduction by the three-dimension signal
processing for NTSC signal.
This product has the On-chip 4-Mbit memory for flame delay, 2ch of high precision internal 10-bit A/D converter, and
adapting 10-bit signal processing (only for luminance signal) and high picture quality. The
µ
PD64083 is completely
single-chip system of 3D Y/C separation.
This LSI includes the Wide Clear Vision ID signal (Japanese local format) decoder and ID-1 signal decoder.
FEATURES
•
On-chip 4-Mbit frame delay memory.
•
4 Operation mode (Compatible to the
µ
PD64082)
Motion adaptive 3D Y/C separation (for Composite video input)
Frame recursive Y/C NR (for Y/C separated video input)
Frame comb type YNR + 1H delayed C signal (for Y/C separated video input)
2D Y/C sepa Frame recursive Y/C NR (for Composite video input)
• Embedded A/D converter (2ch), D/A converter (2ch), clock generator.
• Embedded Y coring, Vertical enhancer, Peaking filter, and Noise detector.
• Embedded WCV-ID decoder and ID-1 decoder.
• I
2
C bus control.
• Dual power supply of 2.5 V and 3.3 V.
For digital : DV
DD
= 2.5 V
For analog : AV
DD
= 2.5 V
For DRAM : DV
DDRAM
= 2.5 V
For I/O : DV
DDIO
= 3.3 V
ORDERING INFORMATION
Part number Package
µ
PD64083GF-3BA 100-pin plastic QFP (14
×
20)