Aiwa XP-V730C, Руководство по обслуживанию

Страница: 22 / 29

-22- -22-
Pin Pin No. No. Pin Name Pin Name I/O I/O Description Description
49 49 AVSS1 AVSS1 II Analogue circuit GND. Analogue circuit GND.
50 50 OUTR OUTR O O Rch audio output. Rch audio output.
51 51 AVDD1 AVDD1 II Analogue circuit power. Analogue circuit power.
52 52 FSEL FSEL II Noise filter ON/OFF switch input. “L” = ON, “H” = OFF. (Connected to VDD) Noise filter ON/OFF switch input. “L” = ON, “H” = OFF. (Connected to VDD)
53 53 TMOD1 TMOD1 II Terminal mode switch input terminal 1. Normally set to “L”. (Connected to GND) Terminal mode switch input terminal 1. Normally set to “L”. (Connected to GND)
54 54 TMOD2 TMOD2 II Terminal mode switch input terminal 2. Normally set to “L”. (Connected to GND) Terminal mode switch input terminal 2. Normally set to “L”. (Connected to GND)
55 55 FLAG ( NC ) FLAG ( NC ) O O Flag signal output. (Not used) Flag signal output. (Not used)
56 56 IPFLAG ( NC ) IPFLAG ( NC ) O O Interpolation flag signal output. “H” = Interpolation. (Not used) Interpolation flag signal output. “H” = Interpolation. (Not used)
57 57 EXT0 ( NC ) EXT0 ( NC ) I/O I/O Extension input/output port 0. (Not used) Extension input/output port 0. (Not used)
58 58 EXT1( NC ) EXT1( NC ) I/O I/O Extension input/output port 1. (Not used) Extension input/output port 1. (Not used)
59 59 IOVDD2 IOVDD2 II IO Power supply. IO Power supply.
60 60 TX TX O O Digital audio interface output signal. Digital audio interface output signal.
61 61 MCLK MCLK II Microcomputer command clock signal input. (Data is latched at loading edge) Microcomputer command clock signal input. (Data is latched at loading edge)
62 62 MDATA MDATA II Microcomputer command data signal input. Microcomputer command data signal input.
63 63 MLD MLD II Microcomputer command load signal input. “L” = Load. Microcomputer command load signal input. “L” = Load.
64 64 BLKCK BLKCK O O Sub-code block clock signal fBLKCK = 75 Hz. (In normal PLAY mode) Sub-code block clock signal fBLKCK = 75 Hz. (In normal PLAY mode)
65 65 PWMSEL PWMSEL I/O I/O PWM output mode select input. (Connected to GND) PWM output mode select input. (Connected to GND)
66 66 SMCK ( NC ) SMCK ( NC ) O O 4.236MHz / 8.4672MHz clock signal output. (Not used) 4.236MHz / 8.4672MHz clock signal output. (Not used)
67 67 DMUTE DMUTE I/O I/O Muting input, “H” = MUTE. (Connected to GND) Muting input, “H” = MUTE. (Connected to GND)
68 68 STAT STAT O O Status signal output. Status signal output.
69 69 NRST NRST II Reset input. “L” = Reset. Reset input. “L” = Reset.
70 70 SPPOL SPPOL O O Spindle motor drive signal output. (Polar output) Spindle motor drive signal output. (Polar output)
71 71 PMCK ( NC ) PMCK ( NC ) O O 88.2 kHz clock signal output. (Not used) 88.2 kHz clock signal output. (Not used)
72 72 NCLDCK ( NC ) NCLDCK ( NC ) O O Sub-code frame clock signal output = 7.35 kHz ( In normal PLAY mode ) (Not used) Sub-code frame clock signal output = 7.35 kHz ( In normal PLAY mode ) (Not used)
73 73 SUBC ( NC ) SUBC ( NC ) O O Sub-code serial output. (Not used) Sub-code serial output. (Not used)
74 74 SBCK SBCK O O Clock input for sub-code serial output. (Connected to GND) Clock input for sub-code serial output. (Connected to GND)
75 75 NTEST NTEST II Test terminal, normally set to “H”. (Connected to VDD) Test terminal, normally set to “H”. (Connected to VDD)
76 76 X2 X2 O O Quartz oscillator circuit output terminal f = 16.93 MHz. Quartz oscillator circuit output terminal f = 16.93 MHz.
77 77 X1 X1 II Quartz oscillator circuit input terminal f = 16.93 MHz. Quartz oscillator circuit input terminal f = 16.93 MHz.
78 78 VD SS1 VD SS1 II Digital circuit GND. Digital circuit GND.
79 79 DVDD1 DVDD1 II Digital circuit power. Digital circuit power.
80 80 EXT2 ( NC ) EXT2 ( NC ) I/O I/O Extension input / output port 2. (Not Used) Extension input / output port 2. (Not Used)
IC DESCRIPTION -1/2 (MN662786SB) -2/2 IC DESCRIPTION -1/2 (MN662786SB) -2/2