– 22 –
IC, HD6433863A71W
Pin No.
Pin Name
I/O
Description
1
BATT-LEVEL
I
BATT level input for battery level indication.
2
AVSS
–
Analog GND.
3
X1
–
Connected to GND.
4
X2
–
Not used.
5
VSS
–
GND.
6
XTAL2
O
Connection terminal to oscillator terminal.
7
XTAL1
I
Connection terminal to oscillator terminal.
8
TEST
–
Test pin. (Connected to GND)
9
RESET
I
Reset input.
10
DSL1
O
DSL out 1 output.
11
DSL2
O
DSL out 2 output.
12
BEEP
O
BEEP output.
13
CLK-SIFT
O
Clock shift output.
14
PLL-DI
I
PLL data input.
15
WAKE-UP
I
Wake up input pin for key.
16
PLL-DO
O
PLL data output.
17
PLL-CE
O
PLL chip enable output.
18
TUNER-ON
O
“L” output when tuner is ON.
19
PLL-CLK
O
PLL clock output.
20
VOL-CE
O
Volume IC chip enbale output. (Not used)
21
VOL-CLK
O
Volume IC clock output. (Not used)
22
VOL-DO
O
Volume IC data output. (Not used)
23
TU-ON
O
Tuner power supply ON/OFF output.
24 ~ 25
NC
–
Not connected.
26
CVCC
–
Power supply for CPU.
27
VSS
–
GND.
28 ~ 31
V3 ~ V0
–
+B for LCD.
32
VCC
–
Power supply.
33 ~ 36
COM0 ~ COM3
O
LCD common output 0 ~ 3.
37
CD-CLK
O
CD clock output.
38
CD-RXD
I
CD data input.
39
CD-TXD
O
CD data output.
40
CD-CE
O
CD IC chip enbale output.
41
CD-IN
I
CD-ACTIVE input.
42
CD-ON
O
“H” output when CD is ON.
43
MUTE
O
“L” output when mute.
44
P-OFF
O
“L” output when power OFF.
45 ~ 61
SEG0 ~ SEG16
O
LCD segment 0 ~ 16 output.
62, 63
NC
–
Not connected.
64
SEG17
O
LCD segment 17 output.
65 ~ 68
NC
–
Not connected.
All manuals and user guides at all-guides.com
Содержание IMPLE-2 XP-R120
Страница 9: ...9 SCHEMATIC DIAGRAM 1 MAIN All manuals and user guides at all guides com...
Страница 14: ...14 SCHEMATIC DIAGRAM 2 LID All manuals and user guides at all guides com...
Страница 15: ...15 IC BLOCK DIAGRAM All manuals and user guides at all guides com...
Страница 16: ...16 All manuals and user guides at all guides com a l l g u i d e s c o m...
Страница 17: ...17 LCD DIAGRAM All manuals and user guides at all guides com...
