MT7682 HDK V11 User's Guide
© 2017 Airoha Technology Corp.
Page 28 of 28
This document contains information that is proprietary to Airoha Technology Corp.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
MT7682_STAMP_MODULE_V10 schematic-3
GPIO1
GPIO3
GPIO2
GPIO4
GPIO0
GPIO17
GPIO15
GPIO16
GPIO12
GPIO13
RTC_
E
INT
EXT
_PW
R
_EN
S L O W _ S R C _ B
{ G P I O 1 4 }
0:External
1:Internal (from 26/40MHz clock) (default)
GPIO14
H o s t I n t e r f a c e E n a b l e
R7
R / 10K / Ohm / 0201 / NC
GPIO13
{ G P I O 4 }
0:Disable Host Interface at boot(default)
1:Enable Host Interface
GPIO4
{ G P I O 1 2 }
1: no download (default)
0: UART download
D L _ M O D E _ B
{ G P I O 1 5 }
1: JTAG pins as gpio (default)
0: JTAG pins fixed for JTAG use
DVDD_IO_0
J T A G _ F I X _ B
{ G P I O 1 6 }
1: run with bootrom (default)
0: bypass bootrom
GPIO16
B R O M _ B Y P A S S _ B
X T A L S e l e c t
GPIO17
S t r a p P i n
{ G P I O 1 7 }
0:26MHz (default)
1:40MHz
R2
R / 10K / Ohm / 0201 / NC
GPIO14
R5
R / 10K / Ohm / 0201
R4
R / 10K / Ohm / 0201 / NC
DVDD_IO_1
H o s t I n t e r f a c e S e l e c t ( a c t i v e i f H I F _ E N = 1 )
{ G P I O 1 3 }
1: host interface via SDIO slave (default)
0: host interface via SPI slave
R6
R / 10K / Ohm / 0201 / NC
GPIO21
M T 7 6 8 2 S B M o d u l e
J2
G16
6
RTC_
E
INT
1
3
G13
10
G14
9
G12
11
DV
DD_
IO
_
0
1
7
G9
22
DV
DD_
IO
_
1
1
9
G8
25
CHI
P
_
E
N
1
6
GND
28
G7
24
G2
30
G6
26
GND
23
G4
29
G19
2
V
RTC
1
5
GND
5
G20
1
G15
7
GND
8
EXT
_PW
R
_EN
1
4
G5
27
DV
DD1
8
2
0
VD
D
1
8
G3
31
V
2P
5
N
A
2
1
G18
3
G17
4
G11
12
G1
32
G0
33
GPIO22
GPIO11
V
RTC
CHI
P
_
E
N
GPIO1
1
GPIO0
1
GPIO2
1
GPIO4
1
GPIO3
1
GPIO11
1
GPIO13
1
GPIO12
1
GPIO14
1
GPIO15
1
GPIO17
1
GPIO16
1
GPIO22
1
GPIO21
1
CHIP_EN
1
VRTC
1
RTC_EINT
1
EXT_PWR_EN
1
WF0_RF_2G_TRX
1,2
DV
DD_
IO
_
0 3V3
DV
DD_
IO
_
1
T it le
S iz e
D o c u m
e n t N u m
b e r
R e v
D a t e :
S h e e t
o f
21_Strap and Module
1.1
MT7682 Stamp Module
MediaTek Inc.
C
3
3
Friday , April 14, 2017
