
Page 13 / 21
adeunis
®
Manage & optimize your assets & services
283, rue louis Néel 38920 CROLLES, France
Tél : +33 (0)4 76 92 07 77 E-mail : [email protected]
www.adeunis.com
In order to optimize the sending of start frames, the 0x12 frame is only sent if the leak or fraud alarm is active or if
there is redundancy. If at least one of the following conditions is checked, the frame is sent:
•
S330! = 0
•
S331! = 0
•
(S320 & 0x88)! = 0
•
S340! = 0
Offset
(in byte)
Data
Description
0
0x12
Frame code
1
Status
Status byte
2 - 3
S330
Number of daily periods under leak threshold
(channel A)
4 - 5
S331
Number of daily periods under leak threshold
(channel B)
6
S332
Sampling period for tamper 1
7
S333
Number of sampling necessary before sending
the tamper alarm for tamper 1
8
S334
Sampling period for tamper 2
9
S335
Number of sampling necessary before sending
the tamper alarm for tamper 2
10
S340
Number of redundant samples per frame
Decoding example:
Offset
(in byte)
Data
Description
0
0x12
Frame code
1
0x40
Frame counter: 2
Bit1@0: configuration consistent
2 - 3
0x0003
number of daily periods under tamper threshold
(Channel A) set to 3
4 - 5
0x0005
number of daily periods under tamper threshold
(Channel B) set to 5
6
0x01
sampling period of tamper 1 set to 1
7
0x03
number of sampling necessary before tamper
alarm for tamper 1 set to 3
8
0x06
sampling period of tamper 2 set to 6
9
0x0A
number of sampling necessary before tamper
alarm for tamper 2 set to 10
10
0x0D
number of redundant samples per frame set to 13
1.5.2 Network configuration (0x20)
This frame is sent following the reception of a frame with code 0x02, or at the start of the product.
1.5.2.1 LoRaWAN EU868 / LoRaWAN US915 / LoRaWAN AS923
Offset
(in byte)
Data
Description
0
0x20
Frame code
1
Status
Status byte
2
S220
LoRaWAN options
Bit 0: Activation of the ADR ON (1)/OFF (0)
Bit 1: Reserved
Bit 2: DUTYCYCLE ON (1)/DUTYCYCLE OFF (0)
Bits 3 & 4: Reserved