Acrosser Technology AR-B1641, Руководство пользователя

Страница: 28 / 47

AR-B1641 User’s Guide
24
Password Check: This option enables password checking every time the computer is powered on or every time
WINBIOS Setup is executed. If Always is chosen, a user password prompt appears every time the computer is turned
on. If Setup is chosen, the password prompt appears if WINBIOS is executed. The Optimal and Power-On defaults
are Setup .
L1 Cache: The option enabled or disabled the internal cache memory in the processor.
L2 Cache: The option enables secondary cache memory. If enabled is selected, external cache memory is enabled. If
disabled is selected, external cache memory is disabled.
System BIOS Cacheable: When this option is set to Enabled, the contents of the F0000h system memory segment can
be read from or written to L2 secondary cache memory. The contents of the F0000h memory segment are always copied
from the BIOS ROM to system RAM for faster execution.
The settings are
Enabled or Disabled . The Optimal default setting is Enabled . The Fail-Safe default setting is Disabled .
C000,16K Shadow D000,16K Shadow
C400,16K Shadow D400,16K Shadow
C800,16K Shadow D800,16K Shadow
CC00,16K Shadow DC00,16K Shadow
These options control the location of the contents of the 16KB of ROM beginning at the specified memory location. If no
adaptor ROM is using the named ROM area, this area is made available to the local bus. The settings are:
Setting
Description
Shadow
The contents of C0000h - C3FFFh are written to the same address in
System memory (RAM) for faster execution.
Cache The contents of the named ROM area are written to the same address in
system memory (RAM) for faster execution, if an adaptor ROM will be
using the named ROM area. Also, the contents of the RAM area can be
read from and written to cache memory.
Disabled
The video ROM is not copied to RAM. The contents of the video ROM
cannot be read from or written to cache memory.
The default setting is Cache.
In the AMIBIOS for the Intel Triton chipset, the E000h page is used as ROM during POST, but shadowing is disabled and
the ROM CS# signal is disabled to make the E000h page available on the local bus.