
BusWorks
®
900EN-S005 Ethernet Switch User’s Manual Ethernet I/O
__________________________________________________________________
_______________________________________________________________________________________
Acromag, Inc. Tel:248-624-1541 Fax:248-624-9234 Email:
sales@acromag.com
http://www.acromag.com
38
REG
DESCRIPTION
DEF
31
1FH
(Reserved) Port 1 Status 1 (READ ONLY)
1=Perform PHY MAC Tx Loopback to Rx); 0=Norm
00H
Bit
Function
7-1
Reserved – Do Not Write
0
0
Far-End Fault:
1=Far end fault status detected.
0=No far end fault status detected.
0
47
2FH
Port 2 Status 1
–See Port 1 Status 1 Description.
00H
63
3FH
Port 3 Status 1
–See Port 1 Status 1 Description.
00H
79
4FH
Port 4 Status 1
–See Port 1 Status 1 Description.
00H
95
5FH
Port 5 Status 1 -
See Port 1 Status 1 Description.
00H
ADVANCED CONTROL REGISTERS 96..103 –
The IPv4 TOS (Type Of
Service) priority control registers implement a fully decoded 64-bit DSCP
(Differentiated Services Code Point) register used to determine priority from
the 6-bit TOS field in the IP header. The most significant 6 bits of the TOS
field are fully decoded into 64 possibilities, and the singular code that results
is compared against the corresponding bit in the DSCP register. If the
register bit is a 1, the priority is high; if it is a 0, the priority is low.
REG
DESCRIPTION
DEF
96
60H
TOS Priority Control Register 0
00H
Bit
Function
7-0
DSCP[63:56]
0
97
61H
TOS Priority Control Register 1
00H
7-0
DSCP[55:48]
0
98
62H
TOS Priority Control Register 2
00H
7-0
DSCP[47:40]
0
99
63H
TOS Priority Control Register 3
00H
7-0
DSCP[39:32]
0
100
64H
TOS Priority Control Register 4
00H
7-0
DSCP[31:24]
0
101
65H
TOS Priority Control Register 5
00H
7-0
DSCP[23:16]
0
102
66H
TOS Priority Control Register 6
00H
7-0
DSCP[15:8]
0
103
67H
TOS Priority Control Register 7
00H
7-0
DSCP[7:0]
0
ADVANCED CONTROL REGISTERS 104..109 –
Registers 104-109 define
the switching engine’s MAC address. This 48-bit address is used as the
source address in MAC pause control frames.
REG
DESCRIPTION
DEF
104
68H
MAC Address Register 0
00H
Bit
Function
7-0
MACA[47:40]
0
105
69H
MAC Address Register 1
10H
7-0
MAC[39:32]
10H
106
6AH
MAC Address Register 2
A1H
7-0
MACA[31:24]
A1H
Register Map